

NATIONAL RADIO ASTRONOMY OBSERVATORY
GREEN BANK, WEST VIRGINIA

ELECTRONICS DIVISION INTERNAL REPORT No. 251

INTERFEROMETER 14.2 METER DIGITAL DATA LINK

DWAYNE R. SCHIEBEL

OCTOBER 1984

NUMBER OF COPIES: 150

INTERFEROMETER 14.2 METER DIGITAL DATA LINK

Dwayne R. Schiebel

TABLE OF CONTENTS

	<u>Page</u>
<u>Introduction</u> -----	1
<u>Programming</u> -----	1
<u>Electronics</u> -----	6
<u>Microprocessor Program</u> -----	7
<u>Credits</u> -----	12
<u>Memonic List: Green Bank End</u> -----	13
<u>Memonic List: 14.2 Meter End</u> -----	15

LIST OF TABLES

Table I	Bit Format Data from 14.2 m -----	2
Table II	Multiplexed A/D Data from 14.2 m -----	3
Table III	Bit Format Front End Control from 14.2 m -----	3
Table IV	Bit Format Control Panel from 14.2 m -----	4
Table V	Bit Format Commanded Position to 14.2 m -----	5
Table VI	Green Bank System -----	9
Table VII	14.2 m System -----	10
Table VIII	Bit Format Front End Control to 14.2 m -----	10
Table IX	Bit Format Control Panel to 14.2 m -----	11
Table X	Display Select -----	17

APPENDICIES

Appendix A	Data Sheets: AD570 and HS DAC80 -----	18
Appendix B	Table to Convert from 2 MSD Hex Digits to DD MM SS -----	23

DRAWINGS AND SCHEMATICS

Green Bank Digital Link Block Diagram -----	27
14.2 m Digital Link Block Diagram -----	28
Microboard Green Bank, 14.2 m Microprocessor, 6 pages -----	29-34
Control Room Send SR Bits 49-128, 4 pages -----	35-38
Control Room Send SR Bits 1-48 116 Interface, 5 pages -----	39-43
Green Bank Transmit/Receive, 2 pages -----	44-45
Control Room Receive SR Bits 105-160, 4 pages -----	46-49
Control Room Receive SR Bits 73-104, 4 pages -----	50-53
Control Room Receive Shift Register Bits 1-72, 4 pages -----	54-57
14.2 m Transmit Bits 105-160, 5 pages -----	58-62
14.2 m Transmit Bits 73-104, 2 pages -----	63-64
14.2 m Transmit Bits 1-72, 4 pages -----	65-68
14.2 m Transmit-Receive, 2 pages -----	69-70
14.2 m Receive Bits 81-128, 4 pages -----	71-74
14.2 m Receive Bits 49-80, 2 sheets -----	75-76
14.2 m Receive SR Bits 1-48, 5 pages -----	77-81

INTERFEROMETER 14.2 METER DIGITAL DATA LINK

Dwayne R. Schiebel

Introduction

The Digital Data Link consists of two systems: one which is located in Green Bank and one which is located on Point Mountain about 32 kilometers from Green Bank. A radio link enables digital data to be transmitted and received from the remote antenna. The DDP 116 can then read the received data or send data to the remote antenna.

Programming

To initiate a data transfer the link will interrupt the DDP 116 on interrupt line 14 (interrupt location 45). This interrupt should occur ten times a second. When the link receives data from the remote antenna the computer will be interrupted. Should the radio link drop out the computer will still receive a interrupt, but it will not be able to input data. When the DDP 116 receives the interrupt it has a maximum of 90 ms to output a commanded position and read thirteen words of data from the 14.2 m telescope.

INA 1017 Inputs up to thirteen data words received from the remote antenna. See Table I for format.

OTA 117 Outputs telescope commanded position. See Table V for format.

SKS 17 Skip if DDP 116 can input data.

SKS 117 Skip if DDP 116 can output data.

TABLE I

Bit Format Data from 14.2 m

Word	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Range	Resolution
1	Indicated	φ	A														B	360° — 4.943 s	4.94385 s
2	Azimuth	φ	C			D													
3	Indicated	φ	A															360° — 4.943 s	4.94385 s
4	Elevation	φ	C			D													
5		φ	φ	φ	φ	φ													
6		φ	φ	φ	φ	φ		MUX ADDRESS											
7		φ	φ	φ	φ	φ													
8	Front End Status	See Table III.																	
9	Control Panel	See Table IV.																	
10	Az Coarse Position	φ	400°	200°	100°	80°	40°	20°	10°	8°	4°	2°	1°	0.8°	0.4°	0.2°	0.1°		0.1°
11	El Coarse Position	φ																	0.1°
12	16 Bit TTL Data	E	Bits not assigned.																
13	Fast Analog Channel	φ	φ	φ	φ	φ	φ	φ	φ	S	X	X	X	X	X	X	X	+ 5V - 5V	39 MV

- A = 360°.
- B = 0:01:19.1
- C = 0:00:30.5
- D = 0:00: 4.9
- E = φ if remote antenna receives good data.

TABLE II

Multiplexed A/D Data from 14.2 m

Computer Word	Mux Address	Function	Range	Resolution
5	0	Barometric Pressure	572.0 - 699.5	0.5 MB
5	1	Dew Point	-64.0 - 63.5	0.5° C
5	2	Site Temperature	-64.0 - 63.5	0.5° C
5	3	Wind Speed	0 - 127.5	0.5 MPH
5	4	Wind Direction	0 - 510	2°
6	0	AZ Current	-64.0 - 63.5	0.5 A
6	1	AZ Error	-640.0 - 635.0	5 seconds
6	2	AZ Tach	-25.6 - 25.4	0.2°/min
6	3	Focus	0 - 73.95	0.29 cm
6	4	Trailer Temperature	-64.0 - 63.5	0.5° C
7	0	EL Current	-64.0 - 63.5	0.5 A
7	1	EL Error	-640.0 - 635.0	5 seconds
7	2	EL Tach	-25.6 - 25.4	0.2°/min
7	3	Slow Analog Ch. 1	± 5 V	39 mV
7	4	Slow Analog Ch. 2	± 5 V	39 mV

TABLE III

Bit Format Front End Control from 14.2 m

Bit	Function
1	100 kHz Lock.
2	1347.4 MHz Lock.

TABLE IV

Bit Format Control Panel from 14.2 m

Word	Function
1	Servo System OK Light: 0 = OK.
2	AZ CW Limit Light: 0 = In Limit.
3	AZ CCW Limit Light.
4	EL Up Limit Light.
5	EL Down Limit Light.
6	Stow Pin In Light: 0 = Pin In.
7	Stow Pin Out Light: 0 = Pin Out.
8	EL Axis Aligned Light: 0 = Aligned.
9	Accept Command Light: 0 = Accept.
10	Reject Command Light.
11	Brake Off Light.
12	Brake On Light.
13	Manual Light.
14	Computer Light.
15	
16	

TABLE V
Bit Format Commanded Position to 14.2 m

Word	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Range	Resolution
1	AZ	φ	A														B	360° -- 4.943 s	4.94385 s
2	Commanded	φ	C			D													
3	EL	φ	A														B	360° -- 4.943 s	4.94385 s
4	Commanded	φ	C			D													

A = 360°

B = 00:01:19.1

C = 00:00:39.5

D = 00:00: 4.9

Electronics

The electronics can be divided into two systems. One system is the "Green Bank" system which sends 128 bits of information and receives 160 bits of information from the 14.2 m telescope. The other system is the "14.2 meter" system; it sends 160 bits of information to Green Bank and receives 128 bits of information.

A block diagram is provided for each system. This diagram could be used for quick reference to identify a particular card associated with its input or output data.

In general, the transmit section of each system contains a long shift register which is loaded with either digital data or some analog voltage converted-to-digital form. The conversion, loading and shifting is controlled by the card in slot 7. The receive section is a long shift register and data latch. The output data from this section will be in either digital or analog form. The receive section is also controlled by the card in slot 7.

Most cards in the system need no explanation. In the Green Bank system two busses are used: one to pass data to the DDP 116 (INBxx) and the micro bus which passes the data to the micro-processor. The 14.2 m system only has the micro bus.

One card worthy of note is the 14.2 m receive card, bits 1-48. This card converts the difference between commanded and indicated positions to an analog voltage. The list below is a rough estimate of voltage out for difference in.

Commanded 2.8° > indicated ... +10 V out

Commanded 2.8° < indicated ... -10 V out

For differences less than 2.8° the output will be about 4.88 mV for each 4.94 seconds of difference.

The microprocessor card is used to control two front panel displays which are provided to display data from both the transmit and receive sections of a system. The desired data display is selected by a digi-switch. A microprocessor (Motorola 6809) reads data in the shift registers and displays it in a meaningful format. The microprocessor card is the only card common to both systems except for the program stored in PROM's.

Microprocessor Program

This program reads the data in the shift registers and converts it to decimal or hexadecimal data to be displayed in the displays. Each display has an associated digit-switch to inform the program which data is requested. (See Table X.)

In addition to displaying data, the program checks four words of position (indicated at GB and commanded at 14.2 m) for a most significant bit to be zero. If they are all zero, the program will set a data OK flip flop. This data OK, in addition to a hardware detection of sync enables data to be output from the link to the telescope and front end controls.

A special diagnostic mode can be entered by setting digi-switch A to 1F. In this mode, display A contains the number of data errors the program found since this counter was last reset. A plus sign in this display indicates that the counter has overflowed. Digi-switch B controls data that is displayed in display B and resets the block and error counters. Digi-switch B functions in the following manner:

Digi-Sw B = 00-0F	Displays last bad data block bits 1-120 in 8 bit chunks.
Digi-Sw B = 10	Resets error and block counters.
Digi-Sw B = 11	Displays receive block count; updates 10 times a second.

The indicated and commanded positions are displayed in hexadecimal. In order to be able to interpret this data, Appendix B is supplied to convert the two most significant bits to degrees, minutes, and seconds.

Tables VI and VII contain a card list for each system and Table VIII and IX are lists of particular bits used by the Green Bank system to control the front end and the telescope at Monterville.

Appendix A contains data sheets for the A/D and D/A used in these systems.

TABLE VI
Green Bank System

Slot	Function
4	Microprocessor card.
5	Transmit bits 49-128, 4 A/D channels, single bit data from control panel and front end and TTL data.
6	Transmit bits 1-48, commanded azimuth and elevation positions. Also interfaces with the DDP 116.
7	Transmit/receive control and bi-phase generator and decoder.
8	Receive bits 105-160, coarse indicated AZ/EL positions (in BCD), TTL data from 14.2 m, and one fast analog channel from 14.2 m.

1

1

TABLE VII
14.2 m System

Slot	Function
3	Microprocessor card.
4	Transmit bits 105-160, AZ/EL coarse indicated position (in BCD), TTL data in and fast analog data.
5	Transmit bits 73-104, single bit control data from front end and control panel.
6	Transmit bits 1-72, indicated AZ/EL positions and multiplexed analog data (weather and telescope).
7	Transmit/receive control and bi-phase generator and decoder.
8	Receive bits 81-128, single bit indication of front end and control panel from Green Bank and TTL data from Green Bank.
9	Receive bits 49-80, four analog channels.
10	Receive bits 1-48, commanded AZ/EL positions from DDP 116 at Green Bank.

TABLE VIII
Bit Format Front End Control to 14.2 m

Bit	Function
1	XR-XL IF
2	SR-SL IF
3	XR-SL IF
4	Paramps Off
5	Noise Mode
6	X Cal On
7	S Cal On

TABLE IX

Bit Format Control Panel to 14.2 m

Bit	Function
1	Power On
2	Power Off
3	Accept Command
4	Reject Command
5	EL Stow Pin Out
6	EL Stow Pin In
7	Brake Off
8	Brake On
9	Computer Control
10	Emergency Stop
11	Pots "Zero Off"
12	Telescope Lights On/Off

Credits

Credit should be given to the following for their help in this proejct: Ron Weimer for his suggestions and design of the transmit/receive control card; Rich Lacasse for his suggestions on the microprocessor card and help with its program; Bill Vrable and Jerry Turner for constructing the systems; Carolyn Dunkle for typing this report; and the Green Bank Machine Shop for building the chassis and engraving front panels.

Memonic List: Green Bank End

<u>Memonic</u>	<u>Origin Slot</u>	<u>Function</u>
AZI	10	Azimuth Motor Current Indication to Control Panel
BL \emptyset -BL2	4	Blanking for Front Panel Display
CPIXX	J5	Single Bit Telescope Control Data to 14.2 m
CPXX	9	Single Bit Telescope Data from 14.2 m
<u>DACK</u>	J7	From External Device to Reset TTL "DRDY"
DATA A	9	Rec. Data Out of Shift Register Bits 1-72
DATA B	8	Rec. Data Out of Shift Register Bits 1-104
<u>DATA OK</u>	4	Received Data Checks Good
DATA OUT	6	Serial Data Out Bits 1-128 to Bi-Phase Generator
DATA OUT TO RF	7	Bi-Phase Data Out Bits 1-128
DISPLAY BUS	8	Coarse Display Data to Control Panel
DP \emptyset -DP1	4	Decimal Point for Front Panel Display
DRDY	8	Tells External Device TTL Data is Ready
<u>DRL</u>	6	Data Ready Indication to 116
DSP <u>LD</u>	8	Latch Pulse for Control Panel Coarse Display
<u>EAXX</u>	6	Enable A Bus (Data to 116)
<u>EBXX</u>	4	Enable B Bus (Data to Micro-Processor)
ELI	10	Elevation Motor Current Indication to C.P.
FAST ANALOG	8	Analog Data from 14.2 Updates 10 Times a Second
FEIXX	J8	Single Bit Front End Control to 14.2 m
FEXX	9	Single Bit Data, Front End from 14.2 m
<u>FULL</u>	7	Transfers Rec. Data from Shift Register to Latch
<u>HOLD OUTPUT</u>	5	Keeps 116 from Outputting Data while SR is Shifting
<u>HOLD TTL</u>	5	Keeps TTL Data from Changing during Shift
HZ 50	7	50 Hz Square Wave to RF Chassis
INB XX	8,9,10	Received Data to 116
INT	7	Force 116 Interrupt When GB Does Not Receive Data
LATCH SR	7	Latches Data in Shift Register Prior to Transmit
MICRO BUS X	5,6,8,9,10	Data to Micro-Processor
<u>NMI</u>	7	Interrupts 116 when Shift Register Contains Data
<u>ON 5V</u>	7	Enables Received Data to Front End & Control Panel
OTB XX	J1	Output Data from 116

Continued --

Memonic List: Green Bank End (continued):

<u>Memonic</u>	<u>Origin Slot</u>	<u>Function</u>
PIL 14	6	Interrupts 116 when Data is Ready
REC CLOCK	7	Clock to Receive Shift Register
REC DATA	BNC	Bi-Phase Received Data
REC INT	7	Causes 116 to be Interrupted when Data is Ready
SA7.3 & 7.4	10	Spare Analog Data from 14.2 m
Send Data A	5	Data Out of Transmit Shift Register Bits 49-128
SGC, SGD	4	Sign for Front Panel Display
SR FULL	7	Opposite Phase of Full
SR REC DATA	7	Serial Data from 14.2 m
SR XMIT CLOCK	7	Transmit Shift Register Clock
START CONVERT	7	Starts A/D Conversion in GB Send Logic
TTL DATA	J7	Single Bit TTL Data to 14.2 m
TTL OUT	8	TTL Data from 14.2 m
WIND OUT	8	DC Voltage Indication of Wind Speed at 14.2 m
WSIX	10	Wind Speed at 14.2 m in Digital Form

Memonic List: 14.2 meter End

<u>Memonic</u>	<u>Origin Slot</u>	<u>Function</u>
A5-, A6-, A7-	J5	Analog Return for Multiplexed Analog Data
ANALOG X.X	J5	Analog Voltage for Multiplexed Analog Data
AZ POS ERR	10	Azimuth Position Error Voltage to Servo
AZ RATE	9	Manual Rate to Move Antenna from GB
AZ XX	J6	Azimuth Indicated Position
BLØ-BL2	3	Blanking for Front Panel Displays
CP1XX	J2	Single Bit Data from Telescope Control Panel
CPXX	8	Single Bit Control Panel Data from GB
<u>DACK</u>	J1	Resets TTL Data Ready Condition
DATA B	9	Receive Serial Data Bits 1-48
DATA C	8	Receive Serial Data Bits 1-80
<u>DATA OK</u>	3	Receive Data Checks OK
DATA OUT	6	Transmit Serial Data Bits 1-160
D DATA	J1	TTL Data In at 14.2 m
DISPLAY BUS XX	4	Data Bus to Coarse Display in Control Panel
DPØ-DP1	3	Decimal Point for Front Panel Display
DSP LDX	4	Load Pulse for Coarse Display Data
<u>EBXX</u>	3	Enable B Bus (Data to Micro-Processor)
EL POS ERR	10	Elevation Position Error Voltage to Servo
EL RATE	9	Manual Elevation Rate to Move Antenna from GB
EL XX	J7	Indicated Elevation Position
FA 1/2	9	Fast Analog Data from Green Bank
FE1XX	J4	Single Bit Data from Front End
FEXX	8	Single Bit Front End Data from GB
<u>FULL</u>	7	Transfers Data from Rec. Shift Register to Buffer
<u>HOLD</u>	4	Hold TTL Data to Load Shift Register
LATCH SR	7	Latches Data in Transmit Shift Register
MICRO BUS X	4,5,6,8,9,10	Data Bus to the Micro-Processor
<u>NMI</u>	7	Interrupts Micro-Processor to Take Data
<u>ON 5V</u>	7	Enables Data to Control Panel and Front End

Continued --

Memonic List: 14.2 meter End (continued):

<u>Memonic</u>	<u>Origin Slot</u>	<u>Function</u>
RDY	8	Indicates TTL Data is Available
REC DATA	BNC	Bi-Phase Data from Receiver
SEND DATA A	5	Transmit Serial Data Bits 73-160
SEND DATA B	4	Transmit Serial Data Bits 105-160
SGC, SGD	3	Sign for Front Panel Displays
SR REC DATA	7	Serial Data to Rec. Shift Register
SR XMIT CLOCK	7	Clock for Transmit Shift Register
START CONV.	7	Starts A/D Conversion Prior to Transmit
TTLXX	8	Single Bit TTL Data from Green Bank
XMIT DATA	7	Bi-Phase Serial Data to Transmitter

TABLE X

Display Select

<u>Digi-Switch</u>	<u>Function</u>	<u>Display Format</u>
00	Indicated AZ Position -----	Hexidecimal
1	Indicated EL Position -----	Hexadecimal
2	Barometric Pressure -----	Millibar
3	Dew Point -----	Degrees Centigrade
4	Site Temperature -----	Degrees Centigrade
5	Wind Speed -----	MPH
6	Wind Direction -----	Degrees
7	AZ Current -----	Amps
8	AZ Error -----	Seconds
9	AZ Tach -----	Degrees/Minute
0A	Focus -----	CM
B	Control Room Temperature -----	Degrees Centigrade
C	EL Current -----	Amps
D	EL Error -----	Seconds
E	EL Tach -----	Degrees/Minute
0F	Slow Analog 1 & 2 from 14.2 m -----	Hexadecimal, SA1 = 2 MSD
10	Front-End Status from 14.2 m -----	Hexadecimal
1	Control Panel Status from 14.2 m -----	Hexadecimal
2	16 Bit TTL from 14.2 m -----	Hexadecimal*
3	Fast Analog from 14.2 m -----	Hexadecimal
4	Command AZ Pos -----	Hexadecimal
5	Commanded EL Pos -----	Hexadecimal
6	Fast Analog CH 1 & 2 to 14.2 m -----	Hexadecimal
7	AZ/EL Rate to 14.2 m -----	Hexadecimal
8	Control Panel Status at Green Bank -----	Hexadecimal
19	Front End Status at Green Bank -----	Hexadecimal
A	16 Bit TTL at Green Bank -----	Hexadecimal
B	AZ Servo Drive (only valid at 14.2 m) --	Hexadecimal
C	EL Servo Drive (only valid at 14.2 m) --	Hexadecimal
D	Spare	
E	Spare	
F	Special Diagnostic Mode.	

* MSB = \emptyset if 14.2 receives good data.

APPENDIX A

- (1) Analog Devices Data Sheet, AD570, "Low Cost, Complete IC, 8-Bit A to D Converter".

- (2) Data Sheet HS DAC80, "Complete 12-Bit D/A Converter".




Low Cost, Complete IC 8-Bit A to D Converter

AD570*

FEATURES

- Complete A/D Converter with Reference and Clock
- Fast Successive Approximation Conversion – 25 μ s
- No Missing Codes Over Temperature
 - 0 to +70°C – AD570J
 - 55°C to +125°C – AD570S
- Digital Multiplexing – 3 State Outputs
- 18 Pin Ceramic DIP
- Low Cost Monolithic Construction



PRODUCT DESCRIPTION

The AD570 is an 8-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers – all fabricated on a single chip. No external components are required to perform a full accuracy 8-bit conversion in 25 μ s.

The AD570 incorporates the most advanced integrated circuit design and processing technology available today. I²L (integrated injection logic) processing in the fabrication of the SAR function along with laser trimming of the high stability SiCr thin film resistor ladder network at the wafer stage (LWT) and a temperature compensated, subsurface Zener reference insures full 8-bit accuracy at low cost.

Operating on supplies of +5V and -15V, the AD570 will accept analog inputs of 0 to +10V unipolar or \pm 5V bipolar, externally selectable. As the BLANK and CONVERT input is driven low, the three state outputs will be open and a conversion will commence. Upon completion of the conversion, the DATA READY line will go low and the data will appear at the output. Pulling the BLANK and CONVERT input high blanks the outputs and readies the device for the next conversion. The AD570 executes a true 8-bit conversion with no missing codes in approximately 25 μ s.

The AD570 is available in two versions; the AD570J is specified for the 0 to 70°C temperature range, the AD570S for -55°C to +125°C. Both guarantee full 8-bit accuracy and no missing codes over their respective temperature ranges and are packaged in 18-pin hermetically-sealed ceramic DIP's.

PRODUCT HIGHLIGHTS

1. The AD570 is a complete 8-bit A/D converter. No external components are required to perform a conversion. Full scale calibration accuracy of \pm 0.8% (2LSB of 8 bits) is achieved without external trims.
2. The AD570 is a single chip device employing the most advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
3. The AD570 accepts either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
4. The device offers true 8-bit accuracy and exhibits no missing codes over its entire operating temperature range.
5. Operation is guaranteed with -15V and +5V supplies. The device will also operate with a -12V supply.
6. The AD570S is also available with full processing to MIL-STD-883B, Class B. The single chip construction and functional completeness make the AD570 especially attractive for high reliability applications.
7. Every AD570 is subjected to long-term stabilization bakes, given a powered burn-in at +125°C, and temperature cycled ten times from -65°C to +150°C prior to final test to insure reliability and long-term stability. In addition, all units are tested 100% at the extremes of their respective temperature ranges for all parameters to guarantee full performance.

*Covered by Patent No. 3,940,760, other patents pending.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062
 Tel: 617/329-4700 TWX: 710/394-6577
 West Coast Mid-West Texas
 213/595-1783 312/394-3300 214/231-5094

SPECIFICATIONS


(typical @ +25°C with V+ = +5V, V- = -15V, all voltages measured with respect to digital common, unless otherwise indicated)

MODEL	AD570JD	AD570SD/AD570SD-883B ¹
RESOLUTION ²	8 Bits	*
RELATIVE ACCURACY @ 25°C ^{2,3,4}	±1/2LSB max	*
T _{min} to T _{max}	±1/2LSB max	*
FULL SCALE CALIBRATION ^{4,5} (With 15Ω Resistor In Series With Analog Input)	±2LSB (typ)	*
UNIPOLAR OFFSET (max) ⁴	±1/2LSB	*
BIPOLAR OFFSET (max) ⁴	±1/2LSB	*
DIFFERENTIAL NONLINEARITY (Resolution for Which no Missing Codes are Guaranteed)		
+25°C	8 Bits	*
T _{min} to T _{max}	8 Bits	*
TEMPERATURE RANGE	0 to +70°C	-55°C to +125°C
TEMPERATURE COEFFICIENTS ⁴ Guaranteed max Change		
T _{min} to T _{max}		
Unipolar Offset	±1LSB (88ppm/°C)	±1LSB (40ppm/°C)
Bipolar Offset	±1LSB (88ppm/°C)	±1LSB (40ppm/°C)
Full Scale Calibration ⁶ (With 15Ω Fixed Resistor or 200Ω Trimmer)	±2LSB (176ppm/°C)	±2LSB (80ppm/°C)
POWER SUPPLY REJECTION ⁴ Max Change In Full Scale Calibration		
TTL Positive Supply +4.5V ≤ V+ ≤ +5.5V	±2LSB max	*
Negative Supply -16.5V ≤ V- ≤ -13.5V	±2LSB max	*
ANALOG INPUT RESISTANCE	3kΩ min 5kΩ typ 7kΩ max	* * *
ANALOG INPUT RANGES (Analog Input to Analog Common)		
Unipolar	0 to +10V	*
Bipolar	-5V to +5V	*
OUTPUT CODING		
Unipolar	Positive True Binary	*
Bipolar	Positive True Offset Binary	*
LOGIC OUTPUT		
Bit Outputs and Data Ready		
Output Sink Current (V _{OUT} = 0.4V max, T _{min} to T _{max})	3.2mA min (2TTL Loads)	* *
Output Source Current (Bit Outputs) ⁷ (V _{OUT} = 2.4V min, T _{min} to T _{max})	0.5mA min	*
Output Leakage When Blanked	±40μA max	*
LOGIC INPUT		
Blank and Convert Input 0 ≤ V _{in} ≤ V+	±40μA max	*
Blank – Logic “1”	2.0V min	*
Convert – Logic “0”	0.8V max	*
CONVERSION TIME	15μs min 25μs typ 40μs max	* * *

Complete 12-Bit D/A Converter

FEATURES

- Low Cost
- 12-Bit Resolution
- Fast-Output Settling
- $\pm 1/2$ LSB Linearity
- Voltage or Current Output
- TTL and CMOS Compatible
- Wide Operating Supply Range



DESCRIPTION

HS DAC80 is a low cost, general purpose 12-bit digital to analog converter. It consists of matched bipolar switches, a precision network, a low drift reference and a fast settling output amplifier (V Model only). The inputs are complementary-binary coded and can be driven by either TTL or CMOS logic up to +15 Volt. The input thresholds are standard TTL.



HS DAC80 comes in two versions, a voltage output model (HS DAC80-CBI-V) with pin programmable output ranges of $\pm 2.5V$, $\pm 5V$, $\pm 10V$, 0 to +5V and 0 to +10V, and a current output model (HS DAC80-CBI-I) with output ranges of either $\pm 1mA$ or 0 to -2mA.

Centerpiece of the HS DAC80 is a bipolar monolithic fast settling MDAC. Special buffers are connected to its inputs for TTL and CMOS input compatibility. A low current, low drift, temperature compensated reference diode acts as voltage reference for the MDAC, and includes a control circuit which provides a gain adjustment feature.

The on-chip thin film resistor ladder network is actively laser trimmed for output linearity error of less than 1/2 LSB. Output offset, gain and range scaling resistors are all factory trimmed for optimum performance.

HS DAC80 is packaged in a proprietary ceramic/plastic compound 24-pin DIP. The patented design of this package offers greatly increased sealing surface compared to "glued on lid" type packages; is leakproof, and will withstand all usual environmental hazards in its 0 to +70°C operating temperature range. In addition, no internal wires or components are in contact with any resins or epoxy, with substantial improvement in reliability as a result.

FUNCTIONAL DIAGRAMS



SPECIFICATIONS

($T_A = +25^\circ\text{C}$, rated power supplies unless otherwise noted)

MODEL	HS DAC80-CBI
--------------	---------------------

DIGITAL INPUT	
Resolution	12-Bits
Coding	Complementary Binary/Offset Binary
Logic Levels	
Logical "1" (at $+1\mu\text{A}$)	+2V DC min, +15V DC max
Logical "0" (at $-100\mu\text{A}$)	0V DC min, +0.8V DC max

ACCURACY	
Linearity Error	$\pm 1/4\text{LSB typ, } \pm 1/2\text{LSB}^1 \text{ max}$
Differential Linearity Error	$\pm 1/2\text{LSB typ, } \pm 3/4\text{LSB max}$
Gain Error ²	$\pm 0.1\% \text{ typ, } \pm 0.3\% \text{ max}$
Offset Error ²	$\pm 0.05\% \text{ FSR typ, } \pm 0.15\% \text{ FSR}^3 \text{ max}$
Monotonicity Temp. Range	0 to $+70^\circ\text{C}$
DRIFT⁴ (0 to $+70^\circ\text{C}$)	

Total Bipolar Drift (Includes Gain, Offset, and Linearity Drifts)	$\pm 25\text{ppm FSR}/^\circ\text{C max}$
Total Error Over 0 to $+70^\circ\text{C}^5$	
Unipolar	$\pm 0.08\% \text{ FSR typ, } \pm 0.15\% \text{ FSR max}$
Bipolar	$\pm 0.06\% \text{ FSR typ, } \pm 0.12\% \text{ FSR max}$
Gain	$\pm 15\text{ppm}/^\circ\text{C typ, } \pm 30\text{ppm}/^\circ\text{C max}$
Exclusive of Internal Ref.	$\pm 10\text{ppm}/^\circ\text{C max}$
Unipolar Offset	$\pm 1\text{ppm FSR}/^\circ\text{C typ, } \pm 3\text{ppm FSR}/^\circ\text{C max}$
Bipolar Offset	$\pm 7\text{ppm FSR}/^\circ\text{C typ, } \pm 15\text{ppm FSR}/^\circ\text{C max}$
Differential Linearity Error	
0 to $+70^\circ\text{C}$	$+1, -7/8 \text{ LSB max}$
Linearity Error	
0 to $+70^\circ\text{C}$	$\pm 1/2 \text{ LSB max}$

CONVERSION SPEED/V Models	
Settling Time to $\pm 0.01\%$ of FSR For FSR Change with $10\text{k}\Omega$ Feedback	$5\mu\text{s typ}$
with $5\text{k}\Omega$ Feedback	$3\mu\text{s typ}$
For 1 LSB Change	$1.5\mu\text{s typ}$
Slew Rate	$10\text{V}/\mu\text{s min, } 18\text{V}/\mu\text{s typ}$
CONVERSION SPEED/I Models	
Settling Time to $\pm 0.01\%$ of FSR For FSR Change	
10 to 100Ω Load	300ns typ
$1\text{k}\Omega$ Load	$1\mu\text{s typ}$

ANALOG OUTPUT/V Models	
Ranges	$\pm 2.5\text{V, } \pm 5\text{V, } \pm 10\text{V, } 0 \text{ to } +5\text{V, } 0 \text{ to } +10\text{V}$
Output Current	$\pm 5\text{mA min}$
Output Impedance (DC)	$0.05\Omega \text{ typ}$
Short Circuit Duration	Indefinite to Common
ANALOG OUTPUT/I Models	
Ranges	$\pm 1\text{mA, } 0 \text{ to } -2\text{mA typ}$
Output Impedance - Bipolar	$3.2\text{k}\Omega \text{ typ}$
Output Impedance - Unipolar	$6.6\text{k}\Omega \text{ typ}$
Compliance	$\pm 2.5\text{V}$

INTERNAL REFERENCE VOLTAGE	
Tempco of Drift	$\pm 10\text{ppm}/^\circ\text{C typ, } \pm 20\text{ppm}/^\circ\text{C max}$
External-Use Current ⁶	$\pm 200\mu\text{A max}$

POWER SUPPLY SENSITIVITY	
+15V Supply	$\pm 0.02\% \text{ FSR}/\% V_S \text{ max}$
-15V Supply	$\pm 0.002\% \text{ FSR}/\% V_S \text{ max}$


POWER SUPPLY REQUIREMENTS⁷	
DAC80	$\pm 8\text{V DC min, } \pm 15\text{V DC typ, } \pm 16\text{V DC max}$
Supply Drain	
+15 (Including 5mA Load)	30mA max
-15 (Including 5mA Load)	20mA max
+5V (Logic Supply)	Not required

TEMPERATURE RANGE	
Operating	0 to $+70^\circ\text{C max}$
Storage	$-55^\circ\text{C to } +85^\circ\text{C}$

NOTES

- Least Significant Bit (LSB).
- Adjustable to zero with external trim potentiometer.
- FSR means "Full Scale Range" and is 20V for $\pm 10\text{V}$ range, 10V for $\pm 5\text{V}$ range, etc.
- To maintain drift spec internal feedback resistors must be used for current output models.
- With gain and offset errors adjusted to zero at $+25^\circ\text{C}$.
- Maximum with no degradation of specifications with constant load.
- Power supply sensitivity may increase substantially at minimum supply voltages.

PACKAGE OUTLINE



PIN DIAGRAM

PIN	FUNCTION	
	I-Models	V-Models
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 2
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12 (LSB)	Bit 12 (LSB)
13	Not Required*	Not required*
14	-15V Supply	-15V Supply
15	I_{out}	V_{out}
16	Ref. Input	Ref. Input
17	Bipolar Offset	Bipolar Offset
18	Scaling Network	10V Range
19	Scaling Network	20V Range
20	N. C.	Summing Junction
21	Ground	Ground
22	+15V Supply	+15V Supply
23	Gain Adjust	Gain Adjust
24	6.3 V Ref. Out	6.3V Ref. Out

* The Logic Supply terminal is not connected internally.

APPENDIX B

Table to Convert from 2 MSD Hex Digits
of Display to DD MM SS

TABLE TO CONVERT FROM 2MSD HEX DIGITS OF DISPLAY TO DD MM SS


HEX	POSITION
01	005:37:30.00
02	011:15:00.00
03	016:52:30.00
04	022:30:00.00
05	029:07:30.00
06	033:45:00.00
07	039:22:30.00
08	045:00:00.00
09	050:37:30.00
0A	056:15:00.00
0B	061:52:30.00
0C	067:30:00.00
0D	073:07:30.00
0E	078:45:00.00
0F	084:22:30.00
10	090:00:00.00
11	095:37:30.00
12	101:15:00.00
13	106:52:30.00
14	112:30:00.00
15	118:07:30.00
16	123:45:00.00
17	129:22:30.00
18	135:00:00.00
19	140:37:30.00
1A	146:15:00.00
1B	151:52:30.00
1C	157:30:00.00
1D	163:07:30.00
1E	168:45:00.00
1F	174:22:30.00
20	180:00:00.00
21	185:37:30.00
22	191:15:00.00
23	196:52:30.00
24	202:30:00.00
25	208:07:30.00
26	213:45:00.00
27	219:22:30.00
28	225:00:00.00
29	230:37:30.00
2A	236:15:00.00
2B	241:52:30.00
2C	247:30:00.00
2D	253:07:30.00
2E	258:45:00.00
2F	264:22:30.00
30	270:00:00.00
31	275:37:30.00
32	281:15:00.00
33	286:52:30.00
34	292:30:00.00
35	298:07:30.00
36	303:45:00.00
37	309:22:30.00
38	315:00:00.00

TABLE TO CONVERT FROM 2MSD HEX DIGITS OF DISPLAY TO DD MM SS


HEX	POSITION
39	320:37:30.00
3A	326:15:00.00
3B	331:52:30.00
3C	337:30:00.00
3D	343:07:30.00
3E	348:45:00.00
3F	354:22:30.00
40	360:00:00.00
41	365:37:30.00
42	371:15:00.00
43	376:52:30.00
44	382:30:00.00
45	388:07:30.00
46	393:45:00.00
47	399:22:30.00
48	405:00:00.00
49	410:37:30.00
4A	416:15:00.00
4B	421:52:30.00
4C	427:30:00.00
4D	433:07:30.00
4E	438:45:00.00
4F	444:22:30.00
50	450:00:00.00
51	455:37:30.00
52	461:15:00.00
53	466:52:30.00
54	472:30:00.00
55	478:07:30.00
56	483:45:00.00
57	489:22:30.00
58	495:00:00.00
59	500:37:30.00
5A	506:15:00.00
5B	511:52:30.00
5C	517:30:00.00
5D	523:07:30.00
5E	528:45:00.00
5F	534:22:30.00
60	540:00:00.00
61	545:37:30.00
62	551:15:00.00
63	556:52:30.00
64	562:30:00.00
65	568:07:30.00
66	573:45:00.00
67	579:22:30.00
68	585:00:00.00
69	590:37:30.00
6A	596:15:00.00
6B	601:52:30.00
6C	607:30:00.00
6D	613:07:30.00
6E	618:45:00.00
6F	624:22:30.00
70	630:00:00.00

TABLE TO CONVERT FROM 2MSD HEX DIGITS OF DISPLAY TO DD MM SS


HEX	POSITION
71	635:37:30.00
72	641:15:00.00
73	646:52:30.00
74	652:30:00.00
75	658:07:30.00
76	663:45:00.00
77	669:22:30.00
78	675:00:00.00
79	680:37:30.00
7A	686:15:00.00
7B	691:52:30.00
7C	697:30:00.00
7D	703:07:30.00
7E	708:45:00.00
7F	714:22:30.00



GREEN BANK
DIGITAL LINK
BLOCK DIAGRAM









14.2M
DIGITAL LINK
BLOCK DIAGRAM






MICRO BOARD GB, 14.2
MICROPROCESSOR
PAGE 1 OF 6


ADDRESS BUS (HEX)
 0 XXX RAM
 2 XXX DIGI-SW, STATUS
 3 XXX MICRO BUS DATA
 4XXX FRONT PANEL DISP.
 5XXX WATCH DOG TIMER
 6XXX DATA OK FF
 FXXX PROM
 A15-A12



MICRO BOARD 6B, 14.2
 GROUP SEL
 DIGI-SW, STATUS
 PAGE 2 OF 6








(PG1) OE	20	OE			
(PG1) WE	21	WE			10D
(PG2) RAMEN	18	CE			
(PG1) A9	22	A9			
	23	A8			
	1	A7	D7	17	D7 (PG1)
	2	A6	D6	16	D6
	3	A5	D5	15	D5
	4	A4	D4	14	D4
	5	A3	D3	13	D3
	6	A2	D2	11	D2
	7	A1	D1	10	D1
(PG1) A0	8	A0	D0	9	D0 (PG1)

MOSTEK
4118A-4
1K X 8 RAM

(PG1) OE	20	OE			
(PG2) ROMEN	18	CE			10A
(PG1) A10	19	A10			
	22	A9			
	23	A8			
	1	A7	D7	17	D7 (PG1)
	2	A6	D6	16	D6
	3	A5	D5	15	D5
	4	A4	D4	14	D4
	5	A3	D3	13	D3
	6	A2	D2	11	D2
	7	A1	D1	10	D1
(PG1) A0	8	A0	D0	9	D0 (PG1)



INTEL
2716
2K X 8 ROM

	SIGNAL	ANALYZER	BOARD PIN
(PG1)	A15	D15 (PODA)	Z16
	A14	D14	Z15
	A13	D13	Z14
	A12	D12	Z13
	A11	D11	Z12
	A10	D10	Z11
	A9	D9	Z10
	A8	D8	Z9
	A7	D7	Z8
	A6	D6	Z7
	A5	D5	Z6
	A4	D4	Z5
	A3	D3	Z4
	A2	D2	Z3
	A1	D1	Z2
(PG1)	A0	D0	Z1
	SPARE	QTRIG	Z17
(PG1)	R/W	QCLK	Z18
(PG1)	E	CLK	Z19
	GND	GND	Z20
(PG1)	D7	D15 (PODB)	Z36
	D6	D14	Z35
	D5	D13	Z34
	D4	D12	Z33
	D3	D11	Z32
	D2	D10	Z31
	D1	D9	Z30
(PG1)	D0	D8	Z29
(PG2)	<u>RAMEN</u>	D7	Z28
	<u>DIGISW</u>	D6	Z27
	<u>DATAEN</u>	D5	Z26
	<u>DISPLAY</u>	D4	Z25
	<u>WATCHD</u>	D3	Z24
	<u>OBSL</u>	D2	Z23
(PG2)	<u>ROMEN</u>	D1	Z22
	SPARE	D0	Z21
	SPARE	QTRIG	Z37
(PG1)	R/W	QCLK	Z38
(PG1)	E	CLK	Z39
	GND	GND	Z40




CONTROL RM SEND
 SR BITS 49-128
 CONTROL RM DATA
 A/D'S
 PAGE 1 OF 4

-15 57 58
 1 1F 1
 2 2E 3
 4 CONV SC (PG3)




* RESISTORS = 3.3K/1/4W
 X RESISTORS = 470Ω 1/4W
 CURRENT IN TO COUPLER
 GIVES 0V OUT = LOGIC 0




USED 32 PLACES
 MOC 500B


CONTROL RM SEND
 SR BITS 49-128
 CONTROL RM DATA
 FRONTEND
 CONTROL PANEL
 PAGE 2 OF 4

CONTROL RM SEND
SR BITS 49-128
CONTROL RM DATA
TTL
PAGE 3 OF 4







CONTROL RM SEND
 SR BITS 49-128
 CONTROL RM DATA
 MICRO BUS
 PAGE 4 OF 4




AD017 = INPUT
AD117 = OUTPUT


CONTROL RM SEND
SR BITS 1-48
IIC INTERFACE
DRL, PIL, OTB BUFFER
PAGE 1 OF 5




CONTROL RM SEND
 BITS 1-48
 I/O INTERFACE
 I/O CONTROL
 PAGE 2 OF 5




CONTROL RM SEND
 SR BITS 1-4B
 I/L INTERFACE
 AZIMUTH SR
 PAGE 3 OF 5




CONTROL RM SEND
 SR BITS 1-40
 I/O INTERFACE
 ELEVATION SA
 PAGE 4 OF 5



CONTROL RM SEND
 SR BITS 1-4B
 I/L INTERFACE
 MICRO BUS
 PAGE 5 OF 5





S.R. XMIT DATA 23



GREEN BANK XMIT / REC shi 42
REV 02-09-84

Full sh.2









CONTROL RM REC.
SR BITS 105-160
PAGE 1 OF 4


NOTE: FOR DRAWING
SIMPLICITY OUTPUTS
OF SR ARE SHOWN
3-4 TIMES

EA10 = A2 COARSE
EA11 = EL COARSE



CONTROL RM REC.
SR BITS 105-160
PAGE 2 OF 4





CONTROL RM. REC.
 SR BITS 105-110
 DATA BUFFER
 PAGE 4 OF 4

MICRO BUS
0
1
2
3
4
5
6
7

34
3C
38
40
42
44
46
48

BBUS
0
1
2
3
4
5
6
7

18
16
14
12
10
8
6
4
2
0

19
17
15
13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1


13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1

13
11
9
7
5
3
1



NOTE FOR DRAWING SIMPLICITY
THE SR OUTPUTS ARE
SHOWN TWO + THREE TIMES

ERB = FRONT END STATUS
EAB = CONTROL PANEL


CONTROL RM REC.
SR BITS 73-104
PAGE 1 OF 4

ABUS (PG4)
8 7 6 5 4 3 2 1


ABUS (PG4)
8 7 6 5 4 3 2 1

ABUS (PG4)
16 15 14 13 12 11 10 9






ABUS (PG4)
16 14 12 3 5 7 9




CONTROL RM REC
 SR BITS 73-104
 PAGE 2 OF 4



* 3B IS REFERENCED TWICE ONCE FOR A 6 PIN CHIP AND ONCE FOR A 16 PIN CHIP














CONTROL ROM RECEIVE
SHIFT REG BITS 1-72
PAGE 2 OF 4


EAL = MUX WORD 6
EAT = MUX WORD 7

EAA = EL POS (5 LS18)
EAB = ADDRESS FOR MUX WORDS 5-7
EAS = MUX WORDS




CONTROL RM RECEIVE
SHIFT REG. BITS 1-72
PAGE 3 OF 4








14.2M TRANSMIT
 POS. COARSE DATA
 BITS 105-160
 PAGE 1 OF 5




14.2M TRANSMIT
 AZ CONVERT
 SR BITS 105-160
 PAGE 3 OF 5







14.2 M TRANSMIT
LOCAL DSP
SR BITS 105-160
PAGE 5 OF 5




14.2 TRANSMIT
BITS 73-104
CONTROL PANEL
FRONT END
PAGE 1 OF 2


* LOCATION 1B IS REFERENCED TWICE ONCE FOR A 6 PIN CHIP AND ONCE FOR A 16 PIN CHIP
RESISTORS = 470J









14.2 M TRANSMIT
 BITS 1 - 72
 PAGE 1 OF 4







14.2M TRANSMIT
BITS 1-72
PAGE 3 OF 4



14.2M TRANSMIT
 BITS 1-72
 ANALOG MUX
 PAGE 4 OF 4





14.2 XMIT REC (Sheet 2)
11-21-83



14.2 XMIT REC (Sheet 2)


12-8-83







* SEE NOTE PG4

14.2 M REC.
FRONT END
BITS 81 - 128
PAGE 2 OF 4



14.2 M REC
TTL
BITS 81-128
PAGE 3 OF 4


TTL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100









DRAWING NOTE:
 "3B" CHIP LOCATION
 IS REFERENCED TWICE
 + ONCE FOR A 14 PIN CHIP


14.2M REC.
 MICRO BUS
 BITS 81-128
 PAGE 4 OF 4

- EB32
- EB33
- EB34
- EB35
- EB36
- EB37
- 5V
- ON







14.2 M RECEIVE
 MICRO BUS
 BITS 49-80
 PAGE 2 OF 2





14.2 M REC.
 AZ
 SR BITS 1-48
 PAGE 1 OF 5



14.2 M REC.
 EL
 SR BITS 1-4B
 PAGE 2 OF 5







14.2 M REC
 MICRO BUS
 SR BITS 1-48
 PAGE 5 OF 5