

NATIONAL RADIO ASTRONOMY OBSERVATORY
GREEN BANK, WEST VIRGINIA

ELECTRONICS DIVISION INTERNAL REPORT No. 242

DIGITAL CONTINUUM RECEIVER HARDWARE

DWAYNE R. SCHIEBEL

JANUARY 1984

NUMBER OF COPIES: 150

DIGITAL CONTINUUM RECEIVER HARDWARE

Dwayne R. Schiebel

After using and modifying the present Digital Standard Receiver it was felt that instead of duplicating this receiver it would be better to build a new receiver. There were several changes incorporated in the new receiver. Some of these changes are listed below:

1. Higher resolution of a phase period, 15.5 μ s instead of 1 ms.
2. Phases 0 and 2 will have the same period and phases 1 and 3 will have the same period.
3. Blanking time can be set for one part in sixty-four of a phase period, and can be set for two different times -- one for signal and one for reference.
4. A new switching signal can be generated under calculator control. This signal can switch in advance of the receiver switching signal.
5. Chart recorder channels have been reduced from eight to six; two of the channels have 12-bit resolution and the other four have 8-bit resolution.
6. There are four calibration channels; each channel can fire on any one of four phases.

Programming

The new receiver was designed to give the programmer more flexibility in his control of the receiver. This receiver can be controlled by the HP9826 or the HP9825 desk top computer. The program instructions that follow are for the 9826.

In order for the 9826 to output data to the Digital Continuum Receiver, the program will first have to set a counter to the correct count. This can be accomplished as follows:

```
Let DSR = 12
Control DSR,2;2
Output DSR using "#,W";X (X = 0 - 12)
Control DSR,0;1
Control DSR,2;0
```

Data can be output with consecutive output commands starting with the highest number and counting down to zero. The words would be output as below:

Word

Ø Data to host computer (as many words as necessary)
 1 D/A 1 (12 bits). (See note 4.)
 2 D/A 2 (12 bits). (See note 4.)
 3 D/A 3 and 4 (two channels of 8 bit D/A)
 (See note 5.)
 4 D/A 5 and 6. (See Note 5.)
 5 Cal Control. (See Note 1.)
 6 #Chs, #Phases, Sig/Ref Adv. (See Note 2.)
 7 Blanking. (See Note 3.)
 8 Cycles/Integration.
 9 Period for Phase Ø and 2 20 - 215
 10 Period for Phase Ø and 2 216- 221 left justified.
 (See Note 6.)
 11 Period for Phase 1 and 3 20 - 215. (See Note 6.)
 12 Period for Phase 1 and 3 216- 221 left justified.
 (See Note 6.)

Note 1 There are four channels of cal; a 16-bit word is required to control all four channels. A one is output to turn the cal on. At power on cal state is undetermined. The following table lists the cal control.

20	Phase Ø CH Ø	28	Phase Ø CH 2
21	1	29	1
22	2	210	2
23	3	211	3
24	Phase Ø CH 1	212	Phase Ø CH 3
25	1	213	1
26	2	214	2
27	3	215	3

Note 2 20 Sig Adv LSB (one part in 64 of phase Ø and 2)
 21
 22
 23
 24
 25
 26 Ref Adv LSB (one part in 64 of phase 1 and 3)
 27
 28
 29
 210
 211
 212 Number of Phase Periods LSB
 213 " " " "
 214 Number of Channels LSB
 215 " " " "

Note 3 2⁰ Blanking (one part in 64 of Phase 0 and 2) Signal
 2¹
 2²
 2³
 2⁴
 2⁵
 2⁶ Blanking (one part in 64 of Phase 1 and 3) Reference
 2⁷
 2⁸
 2⁹
 2¹⁰
 2¹¹

Note 4 2¹⁵ 2¹⁴ 2¹³ 2¹² 2¹¹ 2¹⁰ 2⁹ 2⁸ 2⁷ 2⁶ 2⁵ 2⁴
 0 1 1 1 1 1 1 1 1 1 1 1 *
 0 0 0 0 0 0 0 0 0 0 0 0 **
 1 0 0 0 0 0 0 0 0 0 0 0 ***

* +Full scale

** 0 V

*** -Full scale

Note 5

2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	
0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	*
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	**
1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	***

----- D/A 3 & 5 ----- ----- D/A 4 & 6 -----

* +Full scale

** 0 V

*** -Full scale

Note 6 The actual phase period output is the phase period minus one. For example, if you output all zeros, you would have a period of 15.5 us.

Various conditions can be controlled within the receiver as follows:

Control DSR,2;1

Output DSR using "#,W";Z (see below)

Control DSR,0;1

Control DSR,2;0

Output word Z can control from one to three functions at one time:

20		0	= Reset Fifo
21		1	= Force End of Scan
22		2	= No Reset, No End of Scan
		3-7	= Not Used
23			= Reset Error Status
24			= Reset Time Base Counters

The host computer will be interrupted when the 9826 executes the following:

```
Control DSR,2;3
Control DSR,0;1
Control DSR,2;0
```

Receiver data can be input by an "Enter" statement. To read all four channels, a total of 32 words must be input. The data format is listed below:

First Word	Phase 3	MS	Channel 4
	3	LS	
	2	MS	
	2	LS	
	1	MS	
	1	LS	
	0	MS	
	0	LS	

The other three channels are input in sequence (3,2,1) in the same manner as channel 4. The two words for each phase has the following format:

Calculator Bits:

215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	
Ø	Ø	Ø	227	-	-	-	-	-	-	-	-	-	-	-	-	215 MS Data
Ø	214	-	-	-	-	-	-	-	-	-	-	-	-	-	-	20 LS Data

After the data has been input, a status word is available from the time the last data word is read until the start of the next integration period. If an error condition exists, it will remain until the program resets the error status. If the program reads this status word, it should normally reset the status word after the start of the scan. The following information is contained in the status word.

20	=	Ø Receiver 1 Error (VCO too high or integration)
21	=	Ø Receiver 2 Error counter overflow)
22	=	Ø Receiver 3 Error
23	=	Ø Receiver 4 Error
24	=	Ø Missed Reading a Sample
25	=	Ø Timing is External

Under normal conditions the status word should be 63, if an error develops that status bit will be zero. Status bit 25 will be zero as long as the timing is on external, and is unaffected by reset status.

Digital Electronics

The digital electronics is composed of six different types of wire-wrap cards. The following is a brief description of each card's function:

Card 1 (Slot 3)

The first page of this drawing contains the phase period counters. These counters are loaded with a count depending on which odd or even phase the receiver is on.

Page two of the drawings contain storage--for phase periods, blanking times and advance signal and reference time.

On the left hand side of page three is contained the blanking time generator. The right hand side contains the advanced reference signal.

Page four contains the phase counter and decoder. There are two signals of importance that exit this card:

Cycle Decrement Cycle/Integration Counter on Card 4.

2 Cycle Decrement Center of Integration Counter on Card 4.

Card 2 (Slots 4, 5, 6, & 7)

The first page of this card contains tri-state switches that apply data to the 9826 input bus. These switches are controlled by signals originating on card 4.

The remaining pages contain the integration counters.

Card 3 (Slot 8)

The top of page one of this card contains output data buffers to the host computer. The bottom of the page contains two 8-bit D/A's.

The second page and top of the third page contains four D/A's, two 8-bit and two 12-bit.

The four channel cal generator is at the bottom of page 3.

Card 4 (Slot 9)

This card's main function is communication with the 9826. Page one of this card is involved in generating various control functions. The top of the second page contains the logic that controls the input data to the 9826, while the bottom controls output data. The very bottom of page two contains logic that enables the status word to be applied to the 9826 input bus.

The cycle per integration counter will be found at the top of page three. The logic at the bottom of this page is used to control the integration counters and to skip one receiver cycle after setup data has been output.

Page four contains the host computer interrupt logic. This logic generates three interrupts, center of integration, data and end of scan. The D flip-flop in the lower right of the page disables error checking between scans.

The hex inverters at the top of page five buffer the output bus of the 9826. The logic at the bottom of the page places receiver status on the calculator status lines and interrupts the calculator at start of scan.

Card 5 (Slot 10)

The top half of the first page of Card 5 contains optical-isolated gates. These gates are connected to the receiver voltage controlled oscillator. At present a Teledyne Philbrick 4707 voltage to frequency converter is being used. Blanking is applied to the VCO signal before it goes to the integrator counters (Card 2). The bottom of this page contains logic that interfaces external switching, calibration, and blanking to the digital logic.

The logic on page two is used to check the VCO frequency. When the VCO reaches about 4.1 MHz an error will be indicated. The

D flip-flop at the bottom of the page is used to prevent the error checking logic from getting a false counter overflow condition at integrator reset time.

The top two-thirds of page three has logic that sets a error condition on a one to zero transition out of the last stage of the integrator counters. The logic at the bottom of the page applies status information to the 9826 input bus.

Page four contains logic for front panel indication of receiver error and VCO input level.

Card 6 (Slot 11)

The first page of Card 6 contains logic to driver front panel light emitting diodes and a power supply monitor at the bottom of the page. The signal "PSTS" can be checked by the 9826 to see if the digital logic has power applied.

The last page of this set of drawings contains drivers for calibration, switching, advanced switching, blanking and all four phases.

Diagnostics

A diagnostic disk has been prepared for this system. To use the diagnostics, insert the disk and turn on power. Instructions will be displayed on the CRT. Test 3 is a useful test of the integration counters. With a known frequency in on the test box, this program computes the integrator count and displays the difference. A full test, reading receiver data and sending dummy data to the host computer is available in Test 5.

Credits


Credit is given to R. Weimer and R. Fisher for their help in designing this system. The construction of this project was performed by W. Vrable and J. Turner. The chassis was built by the Green Bank Machine Shop.

Memonic List

<u>Memonic</u>	<u>Origin</u>	<u>Slot</u>	
ADV SIG		3	Advanced Switching Signal
BLØ		9	Loads Blanking Time
BLTM OUT		3	Combined Internal & External Blanking
CA X		10	Blanked VCO Signal
CAL CH X		8	Calibration Signal
CHSEL		9	Input Word Channel Select
CRX		8	Analog Out to Chart Recorder
CTLX		8	Control Signals from Calculator
CYCLE		3	One Cycle of Receiver
2 CYCLE		3	Twice the Frequency of Cycle
DACXX		9	Data Strobe for D/A
DAR X		9	Calculator Input Counter Decoded
DAVAIL		9	Data is available for Calculator
DØ-15		9	Buffered Calculator Output Data
DIØ-15		4-7, 10	Calculator Input Bus
DOØ-15	Calculator		Data Out of Calculator
DOUT CX		4-7	Carry from Last Integrator Stage
DOA X		8	Data to Host Computer
EIR		9	Interrupt to Calculator
ENB ERR		9	Inhibits Error Condition Between Scan
END	Host Comp.		End Scan from Host Computer
HDSTB		9	Data Strobe for Host Computer
IIA I2A		3	Phase Counter before Decode
INT BLM		3	Internal Blanking

Mnemonic Origin Slot

I/O	Calculator	Input/Output from Calculator
LAST	9	Indicates Calculator Read All Counter Data
LINTD	8	Latch Integrator Data
LP5	9	Data Strobe for Calibration
LP6	9	Data Strobe for #Chs, #Phases, ADV.SIG.
PCTL	Calculator	Peripheral Control Line
PFLG	9	Completes Data Transfer with Calculator
PHASE X	3	One of a Possible of Four Rec. Phases
PIL#9 SET	9	Interrupt to Host Computer
PLX	9	Loads Phase Period in Buffer
RCTR	9	Reset Phase Period Counters
RESET	Calculator	Peripheral Reset
RESET INT	9	Reset Integrator Counters
RESET OFSTAT	9	Reset VCO Error Status
RFIFO	9	Reset Host Computer Fifo
SAMPLE IGNORED	9	Calculator Missed a Sample
SCAN	Host Comp.	Start Scan from Host Computer
STIX	9	Receiver Status to Calculator
VCO X	Receiver	VCO from Receiver



			(SHT 1)		
DO	DA	QA	BUFA-	Φ	
Φ	31 > 3	DA	QA 2	Φ	
1	32 > 4	DB	QB 5	1	
2	33 > 6	DC	QC 7	2	
3	34 > 11	DD	QD 10	3	
4	35 > 13	DE	QE 12	4	
5	36 > 14	DF	QF 15	5	
		C	1B		
	R1	1			
			74174		

6	37 > 3	DA	QA 2	6
7	38 > 4	DB	QB 5	7
8	39 > 6	DC	QC 7	8
9	40 > 11	DD	QD 10	9
10	41 > 13	DE	QE 12	10
11	42 > 14	DF	QF 15	11
		C	1C	
	R2	1		
			74174	

12	43 > 3	DA	QA 2	12
13	44 > 4	DB	QB 5	13
14	45 > 6	DC	QC 7	14
15	46 > 11	DD	QD 10	15
PL0	21 > 9	C		
	R2	1		
			1D	
			74174	

DO			(SHT 1)		
10	3	DA	QA 2	16	
11	4	DB	QB 5	17	
12	6	DC	QC 7	18	
13	11	DD	QD 10	19	
14	13	DE	QE 12	20	
15	14	DF	QF 15	21	
PL1	22 >	C	1E		
	R3	1			
			74174		

DO			(SHT 1)		
Φ	3	DA	QA 2	Φ	
1	4	DB	QB 5	1	
2	6	DC	QC 7	2	
3	11	DD	QD 10	3	
4	13	DE	QE 12	4	
5	14	DF	QF 15	5	
BL0	53 >	C	1F		
	R3	1			
			74174		

DO			(SHT 1)		
6	3	DA	QA 2	Φ	
7	4	DB	QB 5	1	
8	6	DC	QC 7	2	
9	11	DD	QD 10	3	
10	13	DE	QE 12	4	
11	14	DF	QF 15	5	
	R3	1			
			2F		
			74174		

(SHT 1)			DO		
Φ	2	QA	DA 3	Φ	
1	5	QB	DB 4	1	
2	7	QC	DC 6	2	
3	10	QD	DD 11	3	
4	12	QE	DE 13	4	
5	15	QF	DF 14	5	
	2B	C	9		
	R1			R1	
			74174		

6	2	QA	DA 3	6
7	5	QB	DB 4	7
8	7	QC	DC 6	8
9	10	QD	DD 11	9
10	12	QE	DE 13	10
11	15	QF	DF 14	11
	2C	C	9	
	R1		R1	R2
			74174	

12	2	QA	DA 3	12
13	5	QB	DB 4	13
14	7	QC	DC 6	14
15	10	QD	DD 11	15
	2D	C	9	
	R1		R2	
			74174	


16	2	QA	DA 3	10
17	5	QB	DB 4	11
18	7	QC	DC 6	12
19	10	QD	DD 11	13
20	12	QE	DE 13	14
21	15	QF	DF 14	15
	2E	C	9	
	R1		R3	
			74174	

(SH3)			DO		
Φ	2	QA	DA 3	Φ	
1	5	QB	DB 4	1	
2	7	QC	DC 6	2	
3	10	QD	DD 11	3	
4	12	QE	DE 13	4	
5	15	QF	DF 14	5	
IA	C	9			
	R1		R1	(SH4)	
			74174		


(SH3)			DO		
Φ	2	QA	DA 3	6	
1	5	QB	DB 4	7	
2	7	QC	DC 6	8	
3	10	QD	DD 11	9	
4	12	QE	DE 13	10	
5	15	QF	DF 14	11	
2A	C	9			
	R1		R1		
			74174		

BUF A = PHASE Φ + 2
 BUF B = PHASE 1 + 3
 BUFC = BLANKING PHASE Φ + 2
 BUFD = BLANKING PHASE 1 + 3
 BUFE = SIG ADVANCE
 BUFFF = REF ADV

CARD 1 TIME BASE GENERATOR
 BUFFERS
 PAGE 2 OF 4
 SLOT 3




* DON'T REPLACE WITH 7404
* REFERENCE ONLY, SEE PAGE 1
FOR OTHER HALF OF CHIP






NOTE 2 14 PIN CHIP IN
A 16 PIN LOCATION
() = 16 PIN NUMBER

* MIN. PHASE
PERIOD = 15.56 NS


CARD 1 TIME BASE GENERATOR
PHASE/CYCLE
START SCAN RESET
CENTER INTEGRATION CLK
PAGE 4 OF 4
SLOT 3








CARD 3 SLOT 8
 DATA BUFFER
 ANALOG OUT 3+4
 PAGE 1 OF 3





DAC 80 IN
ALL 1'S = +FULL SCALE = 10V


$B_1 = 1, B_2 - 12 \times \phi = 0V$

ALL 0'S = -FULL SCALE = -10V


R1 1 R899 -1-1K 14 +5
2D R9 R8

R7

CARD 3 SLOT 8
ANALOG OUT CH2, 5+6
PAGE 2 OF 3




CARD 3 SLOT 8
ANALOG OUT CH 1
CAL CONTROL
PAGE 3 OF 3




CARD 4 HPI/O CONTROL
CONTROL
PAGE 1 0 = 5
SLOT 9


$D14 + 15 = CH^{\#}$
 $D12 + 13 = \#PHASES$




CARD 4 HP I/O CONTROL
INPUT + OUTPUT COUNTERS
PAGE 2 OF 5
SLOT 9





CARD 4 HP I/O CONTROL
CYCLE/DUMP COUNTER
SKIP A SAMPLE LOGIC
PAGE 3 OF 5
SLOT 9



CARD 4 HPI/O CONTROL
HOST COMPUTER
INTERRUPTS
PAGE 4 OF 5
SLOT 9







* DO - D5 SH1
 DO - D3 + D12 - D15 SH2
 DO - D15 SH3










	STI	STIO
CALCULATOR GETS	1	1 END SCAN
COMPLEMENT	1	0 END SCAN DATA RDY
OF TABLE	0	1 START SCAN
	0	0 START SCAN DATA RDY


CARD 4 HP I/O CONTROL
 OUTPUT DATA BUFFER
 STATUS GENERATOR
 PAGE 5 OF 5
 SLOT 9




CARD 5 SLOT 10
VCO BLANKING, EXTERNAL
BUFFERS
PAGE 1 OF 4







CARD 5 SLOT 10
VCO MONITOR
PAGE 2 OF 4





CARD 5 SLOT 10
ERROR INDICATOR
VCO LEVEL
PAGE 4 OF 4




LM324 IS A
14 PIN CHIP IN A
16 PIN LOCATION, ALL
PIN NUMBERS ARE
FOR A 16 PIN
CHIP.


+5 → 1 → 2 → 3 → 4 → 5 → 6 → 7 → 8 → 9 → 10 → 11 → 12 → 13 → 14 → 15 → 16 → +5

* GN137 IN A 16 PIN CHIP
RESISTORS = 1/8W


CARD 6 SLOT 11
LED DRIVERS
PAGE 1 OF 2






* NORMAL OUTPUT IS $CH\phi, A+B$, $CH1$, $CH2$, $CH3$
CAL IS OFF AT A TTL HIGH



ALL $A-bar + B-bar$ SIGNALS ARE ACTIVE LOW



CARD 6 SLOT 11
OUTPUT DRIVERS
PAGE 2 OF 2



DIGITAL STD REC
FRONT PANEL
PAGE 1 OF 1

J5 CRI J5

D CR2 E

H CR3 J

L CR4 M

P CR5 R

T CR6 U

FLOATING
BNC'S

J8 EXT S/R J8

D EXT BLANK E

H EXT CAL J

FLOATING
BNC'S

J6 SIG A J6

B SIG B C

D SIG A F

E SIG B F

H BLANKING A K

L BLANKING B N

P ADV SIG A S

R ADV SIG B S

T ADV SIG A V

U ADV SIG B V

J7 PH φA J7

D PH φB F

H PH 1A K

L PH 1A N

P PH 2A S

T PH 2B V

W PH 3A Y

Z PH 3B b

c CAL 0A e

d CAL 0B e

f CAL 0A f

g CAL 0B f

h CAL 1 m

i CAL 1 n

j CAL 2 ll

k CAL 2 nn

l CAL 3 AA

m CAL 3 DD

INVERT
10-95 —————— 10-99
NORMAL

BACK OF CHASSIS

DIGITAL STD. REC.
BNC'S TOP OF RACK
PAGE 1 OF 1