

NATIONAL RADIO ASTRONOMY OBSERVATORY
GREEN BANK, WEST VIRGINIA

ELECTRONICS DIVISION INTERNAL REPORT No. 154

NRAO CROSS-CORRELATOR RECEIVER
DIGITAL DELAY GENERATOR

J. RAY HALLMAN

FEBRUARY 1975


NUMBER OF COPIES: 150

**NRAO CROSS-CORRELATOR RECEIVER
DIGITAL DELAY GENERATOR**

J. Ray Hallman

General Description

The digital delay system incorporated into the NRAO cross-correlator receiver shown below is normally controlled by the interferometer DDP-116 computer. The programmable control functions are described followed by a description of the manual controls shown in the pix.



Computer Control Functions

OTA 165	Delay Magnitude Channel "A"
OTA 265	Delay Magnitude Channel "B"
OTA 365	Delay Magnitude Channel "C"
OTA 465	Delay Magnitude Channel "D"
OTA 565	Mode Control Channels A, B, C, D


Delay Magnitude Control

Format: For logical "0" in "A" register - $2^0 = 0.0$ nanosecond
For logical "1" in "A" register - $2^0 = 3.125$ nanoseconds

Mode	Bits															
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	2^{11}	2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	0	0	0	0	2^3	2^2	2^1	2^0
B	2^{13}	2^{12}	2^{11}	2^{10}	2^9	2^8	2^7	2^6	0	0	2^5	2^4	2^3	2^2	2^1	2^0
C	2^{15}	2^{14}	2^{13}	2^{12}	2^{11}	2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0
D	∞															

Delay System Mode Control

Format: x = Don't care.



Mode	BW	Maximum Delay	Control Bits	C ₁	C ₂
A	10.0 MHz	12.796875 μ s	12	0	0
B	2.5 MHz	51.196875 μ s	14	0	1
C	.625 MHz	204.796875 μ s	16	1	0
D	Illegal	∞	x	1	1


Notes

The computer/delay system interface comprises a serial unidirectional optical isolated data link which operates asynchronously at 1.25 mega bits/second. A 20-bit serial word issues from the computer with each OTA X65 in 18 μ s which is the minimum time between successive OTA's to the delay generator controller.



Manual Control and Display Aids


It is possible to monitor and verify the delay magnitude and mode commands as issued from the computer by inspecting the five "control register" displays each comprising 16 LED lamps, one for each of 16 bits issued from the computer. (See picture.) You may seize the device under manual control by depressing the yellow manual control button which lights to indicate manual control. If and when the computer executes an OTA X65, the device controller returns automatically to computer control; thus, the yellow indicator is extinguished, indicating computer control. When in manual control, the thumbwheels may be set to provide any desired delay and mode setting. For normal operation, the green "power control" should be lit and the red "delay system bypass" should be extinguished.

View showing arrangement in correlator digital rack:



Pictures showing delay system outboard packaging:







In the above block diagram, the general functional organization of the digital delay system and interface to the DDP-116 control computer and cross-correlator is given. Note that the interconnections between the sampler and correlator are not given since this information is available in EDIR #125. A good block diagram is worth a thousand words, so the following block diagram is presented to give a functional view of the delay generator electronic circuit card and its interface with the sampler. There are four of these cards required in the outboard box comprising the delay system. New sampler circuit cards were fabricated with newer IC technology including the sample and hold

and 50 ohm interface circuitry that couples to the delay generator circuit cards. The bypass circuits shown are required to enable the correlator to remain compatible with the 300-ft observing system. Changeover is accomplished by means of a jumper installed in the 300-ft DDP-116 computer/correlator interface cable. The jumper grounds the bypass circuits, thus disabling the delay generator clocks, and completely bypassing the delay system I/O circuits on the sampler cards, thus minimizing any possible internal RFI cross-talk problems, if any. At the interferometer no bypass jumper is provided in the DDP-116/correlator I/O cable so that bypass is not effected. Bypass may be accomplished, however, by depressing the red bypass switch, if desired.

The red button illuminates to verify "bypass" when effected.




General Circuit Description




Two new sampler PC cards as above replace the original samplers in the correlator digital drawer. They are completely compatible with, and provide equal performance to, the original samplers and in addition provide 50 ohm I/O and bypass circuits for the digital delay generators. The two bright chips on the left next to the 50 ohm clipper signal connector 1 are the sample and hold circuit type AM68534E which are ECL compatible. Level shifting to TTL is accomplished by the discrete transistor circuit which drives Schottky TTL circuits comprising the correlator input retiming and switching circuits which are functional copies of the circuits of the original sampler cards. The white coax wiring are the 50 ohm I/O circuits to the digital delay system.

The sampler circuit schematic is presented on the following page. The upper half is the channel "A" or "C" circuit while the bottom half is channel "B" or "D". Note the thermistor in the lower right corner which is not interchangeable and must therefore be removed from the defective card and plugged into the spare when troubleshooting. The thermistor which provides thermal monitoring with shutdown protection is required only on the "C-D" sampler in slot 2-G.



SAMPLER A/C




SAMPLER B/D



DISTRIBUTE SEVERAL .22 μF CAPACITOR AROUND THE CARD



KEY



SAMPLER

NRAO CROSS CORRELATOR
MODEL III

DIGITAL DELAY GENERATOR

JRH 3-74

SAMPLER A/B IN SLOT H4
S/D 11 11 2-G

THERMISTOR A
(ON C+D SAMPLER)
J8D
J8J
GB34 P2

50Ω OUTPUT 20MHz DELAY CLOCK


G53/20MHz GND

G53

INPUT

GB34 P2


Delay Generator




The pix of the delay generator shows the "fine delay system LC delay lines at the bottom right corner. The card is a "standard" large Shalloway wire wrap card which holds 66 IC's when laid out as 16 pin chips using the "card shark" wire wrap program. Four of these cards are required in the system as shown in the previous functional block diagram.

The circuit is presented in the delay generator drawing on the following page.


The "fine" delay system LC tapped delay lines are shown along the top of the drawing. Selected taps under control of the four LSB's of magnitude control provide the clock signal to the sampler. The intermediate delay system is shown in the middle left of the drawing while the coarse delay is shown in the right middle and along the bottom of the drawing. The "fine" delay system is analog in nature while the other delay systems are digital, using shift registers. The programming control instructions at the front of this report provide restrictions required to insure monotonicity of the delay magnitude function.




The Control Logic Card



The interface and control logic card interfaces the delay generators to either the serial interface of the DDP-116 computer or the front panel manual thumb-wheel controls and binary displays providing direct control of the 80-bit mode and magnitude of all four channels simultaneously. The card contains four basic subsystems laid out roughly in quadrants as shown in the schematic (next page). The manual control system in the upper left interfaces in place of the computer input to the serial receiver lower left quarter. Data from the serial line receiver is latched into the respective control registers (lower right) under control of the three high order bits of the (19 bit plus start bit) asynchronous data control word. The registers are connected directly (via 64 output pins) to the four delay generator cards. The circuits in the upper left quadrant drive the five binary register displays in the front panel. The mode clocks to the delay system are provided by the circuits at the right middle of the page while the system reference clock is derived by the circuits of the middle left page from the 20 MHz correlator clock.



Computer Serial Interface




A small Cambion circuit card installed in the DDP-116 computer provides the serial interface to the digital delay system. A 20 MHz \div 16 clock provides an asynchronous data rate of 1.25 M bits/sec. The circuit schematic (next page) shows the signals that connect to the computer and delay system.

SOCKET # 9, 11, 13, 14, 15, 16, 18, 22, 23 ARE 14 PIN
 SOCKET # 10, 12, 19, 20, 21 ARE 16 PIN
 INSTALL .22 uF CAPACITORS ON POWER PINS OF CHIPS 10, 13, 18, 21

14


SPARES:



PIN 1

8	7	6	5	4	3	2	1
16							9
7403	7425	R 899 -20M 1-1K RES	74193	7424	74192	7424	
24		OSC	74165	74165	74165	74165	
7427	8820	7404	74165	74165	74165	74165	

36 ← BACK FRONT → 70



14
 R899-1-1K
 RESISTOR R CHIP
 R₁ R₂ R₃ R₄ R₅ R₆ R₇

CROSS CORRELATION RECEIVER
DIGITAL DELAY GENERATOR
COMPUTER INTERFACE

SERIAL XMIT LINK

JRH 4-72

36 37	+5
69 70	
35	GND
1 2	GND
34 35	

Thumbwheel Multiplex

The schematic of the thumbwheel interface circuits is presented. The circuit interfaces directly with the "interface and control" card with all five gangs of thumbwheels on the same ribbon cable.

THUMBWHEEL
MULTIPLEX
SWITCHER
(DAISY CHAINABLE)
UP TO SIX
ON 14 PIN I/O conn
JRH 2/74

NOTES:

- 1) UNIT MAY BE EXPANDED UP TO 8 THUMB WHEELS
- 2) BUILD AS PIGGY BACK CONNECTOR MOUNTED CARD
- 3) LSD SELECTED FIRST (LSD = 000)
- 4) 1, 2, 4 DATA OUT IS TRUE POSITIVE LOGIC
(OUTPUTS ARE HIGH IF NONE SELECTED)

14 PIN
SOCKET
I/O

PIN #
1 → {
2 → {
3 → {
4 → {
} } } DATA


J

Vcc → {
GND → {
} } OUTPUT

1 → {
2 → {
3 → {
4 → {
} } } TWS
DIGIT
SELECT

1 → {
2 → {
3 → {
4 → {
5 → {
6 → {
} } } UNIT
SELECT

MULTIPLEX
ADDRESS
JUMPER




Wire Lists


The following are the wire lists for the outboard box and changes to the correlator digital rack.

WIRE LIST FOR
CROSS-CORRELATION RECEIVER DIGITAL DELAY GENERATOR


Manual Control



Delay System Bypass



Power Control



+5 NC S4-98

Pin "B"
Connector

S4-97


Gnd

Pin ".



Power
Connector

Make the following connections for power to the logic cards:

+5	Gnd
S2-2	S2-1
S2-4	S2-3
S2-98	S2-97
S2-100	S2-99
S3-2	S3-1
S3-4	S3-3
S3-98	S3-97
S3-100	S3-99
S4-2	S4-1
S4-4	S4-3
S4-98	S4-97
S4-100	S4-99
S5-2	S5-1
S5-4	S5-3
S5-98	S5-97
S5-100	S5-99
S6-2	S6-1
S6-4	S6-3
S6-98	S6-97
S6-100	S6-99



Use large buss wire for all power connections and solder, being careful not to get solder on portion of wire wrap pins needed for wire wrap connections. (Leave room for two standard wire wrap wires on each power pin.)



CARD: DG (A)

SLOT: 2

1	Gnd Buss
3	Gnd Buss
5	
7	
9	
10	
12	
14	
16	
18	
20	
22	
24	
26	
28	
30	
32	
34	
36	
38	
40	
42	
44	
46	
48	
50	
52	
54	
56	
58	
60	
62	
64	
66	
68	
69	S3-69
71	
73	
75	
77	
79	
81	
83	
85	
87	
89	
91	
93	
95	
97	Gnd Buss
99	Gnd Buss

2	+5 Buss
4	+5 Buss
6	
8	
10	
12	
14	
16	
18	
20	
22	
24	
26	
28	
30	
32	
34	
36	
38	
40	
42	
44	
46	
48	
50	
52	
54	
56	
58	
60	
62	
64	
66	
68	
70	S3-70
72	
74	
76	
78	
80	
82	
84	
86	
88	
90	
92	
94	
96	
98	+5 Buss
100	+5 Buss

CARD: (Control)

SLOT: 4

1	Gnd
3	Gnd, T-7
5	T-8
7	T-5
9	T-4
10	T-3
12	T-2
14	T-1
16	
18	S2-26
20	S2-24
22	S2-22
24	S2-20
26	S2-18
28	DDP Control Input Pin S
30	S2-16
32	S2-14
34	S2-12
36	S3-26
38	S3-24
40	S3-33
42	S3-20
44	S3-18
46	S3-16
48	S3-14
50	---
52	S3-12
54	S5-26
56	S5-24
58	S5-22
60	S5-20
62	S5-18
64	S5-16
66	S5-14
68	S5-12
70	S6-26
72	S6-24
74	S3-69, S5-69
76	S6-22
78	S6-20
80	S6-18
82	S6-16
84	S6-14
86	S6-12
88	S6-10
90	S3-64
92	B-7
94	B-5
96	B-3
98	Gnd, B-1, B-2
100	+5 Buss

PI = Panel Interface Card

2	+5
4	+5, T-6
6	T-9
8	T-10
10	T-12
12	T-13
14	T-14
16	---
18	S2-25
20	S2-23
22	S2-21
24	S2-19
26	S2-17
28	DDP Control Input Pin J
30	S2-15
32	S2-13
34	S2-11
36	S3-25
38	S3-23
40	S3-21
42	S3-19
44	S3-17
46	S3-15
48	S3-13
50	---
52	S3-11
54	S5-25
56	S5-23
58	S5-21
60	S5-19
62	S5-17
64	S5-15
66	S5-13
68	S5-11
70	S6-25
72	S6-23
74	S3-70, S5-70
76	S6-21
78	S6-19
80	S6-17
82	S6-15
84	S6-13
86	S6-11
88	S5-64
90	S2-64
92	B-6
94	B-4
96	B-14
98	+5, B-9, B-8
100	+5

CARD: DG (D)

SLOT: 6

1	
3	
5	
7	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	S5-69
70	S5-70
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	

- 19a -

14 PIN AUGAT/SCOTCH CABLE FAN OUT

Top View		Pin	Function	To Pin No.
1	14	Red Wire 14 →	Unit Sel #3	
2	13	1 →	Out Data 1	
		13 →	Unit Sel #2	
3	12	2 →	Out Data 2	
		12 →	Unit Sel #1	
4 Augat Plug	11	3 →	Out Data 4	
		11 →	Unit Sel #0	
5	10	4 →	Unit Sel #5	
		10 →	Digit Sel 4	
6	9	5 →	Unit Sel #4	
		9 →	Digit Sel 2	
7	8	6 →	VCC	
		8 →	Digit Sel 1	
		7 →	Gnd	

Scotch Flat Cable

FOR:

THUMBWHEEL MULTIPLEX

- 19b -

14 PIN AUGAT/SCOTCH CABLE FAN OUT

Top View		Pin	Function	To Pin No.
1	14	Red Wire 14 →	UC-1-C	
2	13	1 →	Gnd	
		13 →	UC-2 NC	
3	12	2 →	Gnd	
		12 →	UC-3 NC	
4 Augat Plug	11	3 →	UD-5	
		11 →	UD-4 NC	
5	10	4 →	UD-4	
		10 →	UC-5 NC	
6	9	5 →	UD-3	
		9 →	VCC	
7	8	6 →	UD-2	
		8 →	VCC	
		7 →	UD-1	

Scotch Flat Cable

FOR:

BINARY DISPLAY (CONTROL REGISTER) (BINARY WORD)

UC = Unit Clock

UD = Unit Data


WIRE LIST

4-CHANNEL DIGITAL DELAY SYSTEM
ADDITIONS TO AUTO/CROSS-CORRELATION RECEIVER DIGITAL RACK


CARD: Sampler II

SLOT: 2-G (There were no modifications made to Slot 1-H (Sampler A & B)).


1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	1-H-28
31	30
31	1-H-31
33	32
35	34
37	36
39	38
41	40
43	42
45	44
47	46
49	48
51	50
53	52
55	54
57	56
59	58
61	60
63	62
65	64
67	66
69	68
71	70
73	1-H-70
75	72
77	74
79	76
79	78
81	80
83	82
85	84
87	1-G-28
89	86
91	88
93	90
95	92
97	94
99	96
99	98
99	100



Use 50 ohm coax to make connections




The Delay System Test Jig



The test set will completely test the sampler card and the delay generator card by manipulation of the controls which are self explanatory. The phase control on the left adjusts the phase between the test waveform and the sampler clock.


A picture and schematic of the test jig control card follow after which the wire lists finish it.



Acknowledgment


Thanks to Ron Weimer for many helpful thoughts and suggestions and to Dick Skaggs, Jerry Turner, Bill Vrable and Doreen Morris for their aid in assembly and Martin Barkley and the Machine Shop for an excellent fabrication job.

24




TESTER MAINFRAME CIRCUITS


Test Frequency




Time Base





Phase



$\pm 5 \text{ ns}$




Bypass



TESTER MAINFRAME CIRCUITS


	RA	RA	RB	RB
B'' Out	○ → S-21	○ → S-25	○ → S-73	○ → S-77
A' In	S-14	S-18	S-68	S-72
A' Out	○ → S-29	○ → S-33	○ → S-53	○ → S-57
A Out	○ → S-7	○ → S-11	○ → S-60	○ → S-65
CSA	GND ○ → S-36	GND ○ → S-37	GND ○ → S-52	CSB ○ → S-49

Use 50 ohm coax for the following connections:




TESTER MAINFRAME CIRCUITS


Delay Thumbwheel:



Mode Switch:



BNC's on Each Panel:



LOGIC CARD INTERCONNECTIONS

+5 BNC	to	TL-36	Gnd BNC	to	TL-1
		TL-37			TL-2
		TL-69			TL-34
		TL-70			TL-35
S-1					S-2
S-3					S-4
S-83					S-84
S-85					S-86
DG-2					DG-1
DG-4					DG-3
DG-98					DG-97
DG-100					DG-99
TL-11	to	S-36	TL-46	to	S-37
		S-49			S-52
		S-79			S-70
DG-70	to	S-36	DG-69	to	S-37
TL-9	to	DG-64			
TL-44	to	DG-63			
S-24	to	S-15	S-76	to	S-69
S-21	to	S-14	S-73	to	S-68
S-25	to	S-18	S-77	to	S-72