NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia

Electronics Division Internal Report No. 120

NRAO STANDARD CALENDAR MODEL III

Ray Hallman

JULY 1972

NUMBER OF COPIES: 150

NRAO STANDARD CALENDAR MODEL III

Ray Hallman

A new electronic calendar has been completed comprising 4 small circuit cards, 2 power supplies, 6 electromechanical decades, and chassis. The system keeps track of the day, month, and year to provide this data to the site computers. The calendar is passive at all times except at midnight when the date advance pulse from the Observatory clock room initiates a little programmed sequence that lasts less than 3 seconds to advance all counters to the next date.

In previous calendar designs, Electronics Division Internal Report No. 69, redundant memories are employed that are difficult to synchronize and reset when the date gets out of step. In Model III, on the other hand, only one memory is employed (electromechanical Veeder Root decades) and since the system is passive nearly all of the time, the date setting procedure is quite simple. The system is compact and quite inexpensive. A picture of the front panel is presented showing the controls.



Decades provide a readout of the present date. The circuit cards are accessible from the front panel. Several controls and display LED lamps, not required for the actual function of the system but are useful for diagnostic tests, are located in the putter box. Two other pictures show the front view and back view showing the package in perspective.







The four circuit cards are shown below. Also shown is a test card and cable that connects to the rear I/O Elco connector, providing a visual test of all data bits.











30 DAYS 29 DAYS 28DAYS 15 Hz 28 DI 13 14 lu l 15 x 11914 21 8H9 7410 E 280 8 H 9 18 D/RT 5 -507 42 c 10 D 8H90 JD/RT 3 н90 L 200 7400 H 5 7400 H 310 13 8 D 10 N л. 7410 M 740 7474 A 7474 A STEP T 741C R RETU SPARES S K. <u>س</u>ر COMPONENT SIDE C D B-2 L ALL UNMARKED RESISTORS NRAO STANDARD CALENDAR MODEL III LOGIC CARD I DAY FIG. I

A schematic of the day counting decade logic and control is shown in Figure I.

Card I logic decodes the days decades (gates E and F) and sequences the decades (flip-flops A, D, and H) through solenoid drivers (chip N). The 60 Hz line is divided by flip-flops B and C providing a system timing generator.

The same functions are provided for the months and years counting decades by the logic of Card II shown in Figure II.



NRAO STANDARD CALENDAR MODEL III MONTH & YEAR LOGIC CARD II. FIG. 2

Months status is decoded by gates B, F, H, and C, providing an output to the day logic to provide the correct end of month indication. Red, yellow, and green LED's on the front panel indicate the proper operation of the month and year logic.

Flip-flops (D) control the sequence of the months and years decades. The years decoder logic (gates E and K and 1 of 8 decoder A) detect leap years providing an output to the months decoder logic used in determining the last day of February.

The isolator circuit card schematic is presented in Figure III, providing hi-pot isolation from the AC power line for 60 Hz timing and the date advance clock room cable providing some degree of lightening protection.





CARD # 0 ISOLATOR CIRCUITS FIG. 3

- 6 -

Card 3 is a level shifting card interfacing the calendar to the site computer. Inputs to this card are provided directly from the decades. Figure IV is the schematic of this card.



COMPUTER BUFFER CARD # 3 FIG. 4 A power delay circuit that shuts down the solenoid 24 volt power supply in the event of power dips and transients is on card 3. A schematic is in Figure V.



When power is initially applied, the SCR is off until turned on by the 2N 4393 N-channel FET when the .47 μ F capacitor is charged to about 6 volts through the 100 meg ohm resistor. This turns on the 24 volt power to the Veeder Root counters. If a power dip occurs the 12 volt zener and 2N 5464 P-channel FET detect this and discharge the .47 μ F capacitor and the SCR turns off,momentarily disconnecting the coil power to the counters.

Figure VI is a schematic of the clock room interface card 4 which receives inputs directly from card 3.



FIG. 6

Card 4 also contains a Schmitt trigger (7413) that "squares up" the 60 Hz clock from the line isolator. The interface function of this card is only required for the calendar in the clock room. All other sites require only the Schmitt circuit so that if a calendar is changed, the card 4 should be changed with the dummy card, thus keeping the spare clock room buffer card with the spare calendar in case it is needed in the clock room.

TO ISOLATORS TO PUSH BUTTONS TO + FRONT PANEL INDICATORS FROM CARD 4 PIN 22 TEN DAY 30 29 3 28 RETURN DECADE DAY D A Y D A Y 6 0 H b D A Y S URN DA R E F Ś s Ś Ζ Y Х т S R L D С W v U Ρ N κ н F Ε R M .1 TO DECADE DAY LOGIC CARD I PIN "N" (COMMON) 22 21 16 15 14 12 3 Ż 20 19 18 17 13 10 9 7 5 4 11 8 6 1 UD CT UD RT GRD +5 15 16 Hz TO UNIT DAY DECADE 4 D 28 D M 29 D M 30 D M 15 ī D 2 D 8 20 D MA Нz TO YEAR DECADES TO TEN MONTH TMRT Ų LEAP MCT ç Ζ X U S R P Ν M F E D C В W ν L κ н Т AR CARD 2 MONTH 8 ΥE LOGIC 22 12 10 4 3 21 20 18 17 15 14 13 н 9 8 7 6 5 2 19 16 UM CT 2 14 8 D 2 4 8 M io M Ī 2 4 Y 8 Y līõ ī IO D N.C.-EAD Ď D м TO UNIT MONTH DECADE 1 т 0 G ł с Ε ۷ ε L L s L L 20 40 Y 80 FROM VEEDER DECADES FROM +24 POWER SUPPLY - 24 IN -6 GND в z Х U s Ρ Ν M E Ċ Y Ŵ V Т R L κ J н F D Α COMPUTER BUFFER CARD 3 3 2 22 21 20 19 18 17 16 15 14 13 12 Ш 10 9 8 7 6 5 4 1 TO +24 +24 2 D 8 D 20 D 2 M 4 M IO M 20 40 Y T D 4 D 10 D M 8 M 2 Y 4 Y 8 Y 10 80 -18 +5 OUT Y (COIL) OF ALL DECADES 3 с v Ε L 0 G 1 с L Е L s FROM 6 N O P H U z T ISOLATOR PIN 7 -6 GND Ζ х Ú Ť Ś Ŕ P Ň Ň ĸ Ĥ F Ď Ċ B Υ W ν L Ε Α J ROOM CARD 4 CLOCK BUFFER 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 I 60 Hz OUT то CARD I 3 С L 0 G с ı. ε Ε L s -18 +5 L v PIN K 40 ¥ 80 Y 2 D 4 D 8 D 10 D 20 D 2 M 4 M 8 M 10 M Y 2 Y 4 Y 8 10 Y 20 Y b M NOTES OUTPUT ELCO 56 PIN CONN. CONNECT 6 HEP 170 DIODES TO COIL & TRANSFER (CT). EACH OF 6 DECADES WITH CATHODE TO COLL (C) & ANODE TO ۱. .2. CONNECT JUMPER FROM UNIT YEAR DECADE TRANSFER (T) TO TENS OF YEAR DECADE COIL & TRANSFER (CT).

The interconnection of the circuit cards is shown in Figure VII.

CALENDAR MODEL III CARD INTERCONNECTIONS

FIG. 7



The main chassis wiring connection schematic is shown in Figure VIII.

FIG. 8

Conclusion

The standard calendar logic will provide for proper date counting sequence until February 28, 2099 at which time the telescope operator will have to bend over and push the step button to advance the date again since the calendar will detect incorrectly that this is a leap year. Otherwise, it is hoped that everything has been designed in the system to end standard calendar designing for awhile.

Acknowledgment

A fine electronic assembly job was done by Dick Skaggs as well as the mechanical chassis fabrication by Martin Barkley and group and installation by Jerry Turner.

Function	<u>Elco</u>	<u>Card</u>	Function	<u>Elco</u>	<u>Card</u>
<u>10 M</u>	А	3-11	80 Y	a	3-03
10 M	В	4-11	80 Y	b	4-03
8 M	C	3-12	$\overline{40 \ Y}$	С	3-04
8 M	D	4-12	40 Y	d	4-04
$\overline{4 M}$	Ε	3-13	20 Y	е	3-05
4 M	F	4-13	20 Y	f	4-05
$\overline{2 M}$	H	3-14	10 Y	h	3-06
2 M	\mathbf{J}	4-14	10 Y	j	4-06
$\overline{1} \overline{M}$	К	3-15	8 Y	k	3-07
1 M	\mathbf{L}	4-15	8 Y	1	4-07
$\overline{20 \text{ D}}$	M	3-16	$\overline{4 Y}$	m	3-08
20 D	N	4-16	4 Y	n	4-08
	P	3-17	$\frac{1}{2 \mathbf{Y}}$	n	3-09
10 D	R	4-17	2 V	r	4-09
	n	- 10 2 - 10	$\frac{1}{1}$	÷	3-10
0 D	ъ т	3 10		5	3 IU 4-10
8 D	Т	4-18	ΙΥ	τ	4-10
4 D	U	3-19		u	
4 D	V	4-19		V	
$\overline{2 D}$	W	3-20		W	
2 D	X	4-20		x	
1 D	Y	3-21		у	
1 D	Z	4-21		Z	
			NC	AA	Not used
			NC	BB	Not used
56 Pin Elco (E2A02)			-6 V		1-D
			υν	ee FF	4 D
Model III	Protected	Pins on Panel	-18 V	нн	4-2
Calendar	Exposed	Pins on Cable		JJ	
			GND	KK	4-A
DDP-116	∫ Protected	Pins on Cable	GND	$\mathbf{L}\mathbf{L}$	4-A
Computer	Exposed	Pins on Panel	GND	MM	3-A
			GND	NN	3-A