NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia

Electronics Division Internal Report No. 115

NRAO 36-FOOT TELESCOPE POSITION CONTROL SERVO ADDITIONS:

- 1. Baldwin Position Encoder
- 2. Interface Box for Encoder
- 3. Electronic Tachometer System
- 4. Coarse Position Readout Converter

Ray Hallman

JANUARY 1972

NUMBER OF COPIES: 150

NRAO 36-FOOT TELESCOPE POSITION CONTROL SERVO ADDITIONS

TABLE OF CONTENTS

1.	Abstract	(i)
2.	Introduction	1
3.	Specification	6
4.	Physical Description and Location	8
5.	Simplified Electronic Description	9
6.	Detailed Electronic Description	16
7.	In Case of Difficulty	23
8.	Conclusion	26
9.	Credits	27
10.	Pictures	28
11.	Schematics	39
12.	Signal Designation Lists	59
13.	Test Point Lists	60
14.	Connector Lists	61
15.	Wiring Lists	66

NRAO 36-FOOT TELESCOPE POSITION CONTROL SERVO ADDITIONS

1. ABSTRACT

A new optical position encoder has been installed and several older ones have been modified providing improved position readout for the NRAO 36-foot telescope at Tucson. Further, a new tachometer system has been developed and coupled to the new position encoding system providing an all electronic means of providing the rate feedback signal to the telescope drive servo. Finally, a novel 12-bit position readout coupled to the position encoders, providing telescope position readout independent of the control computer, has been installed.

NRAO 36-FOOT TELESCOPE POSITION CONTROL SERVO ADDITIONS

Ray Hallman

2. INTRODUCTION

The following report is intended to completely describe the new additions to the NRAO 36-foot telescope position control servo. The new additions include:

- 1. Optical shaft encoder Baldwin model 694 BDL-1.
- 2. The new interface box for the Baldwin encoder.
- 3. Electronic tachometer system.
- 4. Local position readout system.

All information that is required to build, use, and repair the above systems is contained herein. There are other new additions to the servo which may be found in forthcoming reports by other personnel associated with these additions.




Figure 1 depicts the major parts of the position control system. Blocks 1, 2, 3, and 4 are the new additions described in this report.

There was no deviation from the prior art in the development of the position encoder interface box. New theory was employed in the synthesis of the seven least significant bits of the position encoder output, the technique used to generate the rate feedback signal provided by the electronic tach system, and the binary to angular degrees converter employed in the 12-bit local position readout system.

Several of the least significant bits in high resolution optical shaft encoders are synthesized from sine and cosine tracks on the outside edge of the code disk. These two tracks operate similar to the sine and cosine output windings of a conventional resolver except that the output carrier of the latter is usually 60, 400, or 10 kHz, while the encoder sine and cosine outputs employ a DC carrier. Hence, the encoder is referred to as an optical resolver with sin/cos output voltages following trigonometric values as a function of shaft angle according to the following definitions:

(1) Sine Output =
$$K \sin \alpha = X$$

Cosine Output = $K \cos \alpha = Y$

where K is the constant of proportionality and α = the angle through which the input shaft is positioned from reference. Now, if we modulate the sine and cosine outputs with equal modulation frequencies but 90 degrees phase difference, accordingly the following results:

(2) $X_1 = K \sin \alpha \cdot \cos \omega t$ $Y_1 = K \cos \alpha \cdot \sin \omega t$

where $\omega t = \text{modulation frequency.}$

Adding X_1 and Y_1 according to a well known trigonometric identity we obtain:

(3) $X_1 + Y_1 = K (\sin \alpha \cdot \cos \omega t + \cos \alpha \cdot \sin \omega t) = K \sin (\alpha + \omega t)$

So, as may be seen, if we turn the encoder shaft at a constant rate, frequency modulation of carrier (ω t) by a constant frequency α t results (constantly changing phase). But, if we rotate the shaft a fixed angle α , the phase of $X_1 + Y_1$ relative to the reference ω t will change by a constant phase angle. This principle allows the position of the encoder shaft

to be read out as a function of the phase difference between the phase variable signal (PVS) and reference (REF) with REF and PVS defined as,

(4) REF = K sin
$$\omega t$$

PVS = K sin ($\omega t + \alpha$)

Baldwin Electronics employs this technique in the new optical shaft encoder to synthesize the seven least significant bits by first band pass filtering K sin ($\omega t + \alpha$) at the carrier frequency and then slicing the filter output producing the square wave PVS. The PVS is then phase compared to the REF in a 7-bit digital phase comparator, thus producing the seven LSB's. The REF + PVS are also made available by special order to the electronic tachometer producing the rate feedback to the telescope drive servo.

A simplified form of the Baldwin technique is employed in the new W/G to B/E modulator card newly installed in the Wayne George encoders producing the REF and PVS to the electronic tach system, where an analog phase comparator is coupled to an analog differentiator providing the rate feedback signal to the telescope servo.

A novel technique producing a binary to angular position conversion in the new 12-bit local position readout is employed allowing utilization of "off-the-shelf" building blocks to construct the local readout.

The basic problem is to convert a binary count A to a decimal count B. The count limits are:

Binary count (both)	$0.0 \leq A < 4096$
Decimal count (azimuth)	$0.0 \leq B < 360.0$
Decimal count (elevation)	$0.0 \leq B < 180.00$

A ratio or divider of some kind is needed. For example:

Azimuth Ratio	=	<u>B</u> A	
	=	$\frac{3600}{4096}$	
	— 1. 1. 1. 1. 1. 1. 1. 1.	<u>225</u> 256	digital ratio
	=	.8798 625	analog ratio

The analog ratio scheme was selected since only a digital panel meter, D/A converter, and resistor voltage divider are required as shown in Figure 2.




FIG. 2

The following computations are required:

$$\frac{DPM}{DAC} = \frac{0.36 \text{ volts}}{10.0 \text{ volts}}$$
$$= .036$$
$$= \frac{R_B}{R_A + R_B}$$
$$R_A = 26.8 R_B$$

choose

$$R_A = 26.7 K \Omega$$

 $R_B = 1.0 K \Omega$
 $R_X = 15 meg \Omega$

For elevation,

$$\frac{DPM}{DAC} = \frac{1.8 \text{ volts}}{10 \text{ volts}}$$
$$= 0.18$$
$$= \frac{R_B}{R_A + R_B}$$
$$R_A = 4.56 R_B$$

choose

$$R_{A} = 4.64 \text{ K} \Omega$$
$$R_{B} = 1.0 \text{ K} \Omega$$
$$R_{X} = 680 \text{ K} \Omega$$

Thus, a simple, inexpensive and accurate local readout is afforded by this analog scheme in three steps:

- 1. Convert digital to analog.
- 2. Perform ratiometric conversion.
- 3. Convert analog to digital.

To build the same piece of gear using a digital scheme would require the use of highly specialized components and circuits that are more difficult to maintain.

Special meters have been produced at NRAO by a special drafting/photographic process. An ordinary panel meter is obtained, a special face is drafted over size, which is photographically reduced and reproduced on single weight, dull finish paper, and finally the meter face is removed while the photo-reproduction is cemented with pliobond cement to the back side. The meter face may be finished by filing around the edges carefully which produces a finished face that is hard to tell from a mass manufactured one. Examples of this technique may be seen on the encoder temperature indicator on the coarse position readout, all the meters on the electronic tachometer (see pictures in this report) and the lobe rotator phase indicators (picture in NRAO/EDIR 100).

3. SPECIFICATIONS

A. Encoder Interface Box

Input J-1: Interfaces directly with encoder supplying +5 and -5.5 V DC and TTL compatible input/output signals.

Computer Outputs J-2: Compatible with 3-C logic - 0, -6 V, current source to ground.

Lamp Display Outputs J-5: 0, -12 V with logic 1 = -12 V, current sinking to -12 V.

Modulator Outputs J-3: 32 kHz, differential, 50 Ω to ground, frequency modulated.

Power Supplies to Encoder: +5 V DC, 4 A max. -5.5 V DC, 2 A max.

Power Supplies to Interface: -12 V DC, 1 A max.

Power Requirements: 115 V AC, 1 A max.

B. Electronic Tachometer

Number of Channels:	2 active 1 spare
Input Requirements:	32 kHz, differential 50 Ω to ground, frequency modulated \pm 11 Hz.
Rate Output: ± 10 V	, 5 mA max.
Rise Time: 4 millise	econds ($ au$ < 2 milliseconds)
Scale Factor: Adjust	able, approximately equal to $\frac{5 \text{ millivolts}}{\text{arc sec/sec}}$
Rate Indicator: 3 r	anges switch selectable
Lov	$v - 30^{n}$ /sec full scale
Me	d — 3°/min " "
Hig	h — 30°/min " "
Rate System Error:	0.1%.

B-1. <u>Tachometer as Very Narrow Band FM Detector</u> Scale Factor: Adjustable to 1 volt/Hz. Bandwidth: 80 Hertz. Power Requirements: 115 V AC, 1 A.

C. Local Position Readout

Resolutio	on:	12 bits binary both axis
Range:	Azimuth: Elevation:	000.0° to 359.9° 000.00° to 179.96°
Error:	Azimuth: Elevation:	± .1° ± .05°
Analog C	Output: Azimuth: Elevation:	Linear within the limits for 0° = 0 V, 359.9° = 10 V 0° = 0 V, 179.96° = 10 V
Input Red	quirements:	12 bits binary compatible with 3-C logic (0, -6 V)
Refresh	Rate:	Adjustable from 1 Hz to 30 Hz via internal straps on DPM.
Encoder Ter	mperature	
<u>Encoder Te</u> Resolutio		20° 120° Coarse - Cold/Normal/Hot
Resolutio		Coarse - Cold/Normal/Hot
Resolutio Range: Error:		Coarse - Cold/Normal/Hot 0 - 150 °F
Resolutio Range: Error: Input Reo	on:	Coarse - Cold/Normal/Hot 0 - 150 °F ± 5 °F 0-5 mA via remote display cable
Resolutio Range: Error: Input Reo Thermis	on: quirements:	Coarse - Cold/Normal/Hot 0 - 150 °F ± 5 °F 0-5 mA via remote display cable from thermistor circuit.

4. PHYSICAL DESCRIPTION AND LOCATION

Most equipment associated with the telescope drive servo additions are located in easily accessible areas. The encoders and associated electronics and interface boxes are situated near the encoders at the ends of the telescope axis. The signal cables routed to the console and computer are multiconductor except for the special cable associated with the electronic tachometer located in the console. This special cable consists of two runs each axis of twin-ax 100 ohm differential, twisted-pair, shielded cable. There is one run each for the reference and phase variable signals from the Baldwin encoder interface box and from the special W/G to B/E modulator card located in slot 423 of the Wayne George encoder electronics box. The electronic tachometer output connects to the servo amplifier in the console via a "BNC" jumper cable.

The 12-bit local position readout is located in the console and is connected to the encoders via J-5, the remote lamp display cable by special jumper from the cable to the local readout chassis and back to the lamp display. Pictures of the equipment may be referred to in section 10. The local readout displays the telescope position on digital panel meters which may be calibrated from the front panel using the toggle switches and corresponding screw adjustments. This simple procedure is described in more detail in section 7. Also located in the center of the readout chassis is an indicator showing encoder temperature and a toggle for selecting the azimuth or elevation encoder thermistor. The thermistor is in the electronics unit of the Wayne George encoders and in the optical unit of the Baldwin system. The center-off position of the toggle turns off the entire temperature monitoring system including the local indicator in the Baldwin interface box.

The electronic tachometer chassis contains various indicators showing normal system performance. Associated with each of two channels are two position indicators showing the condition of the phase detectors, a rate indicator meter showing telescope velocity switch selectable to one of three ranges, and lamp indicators for the channel switch, REF, and PVS status. Also in the center of the chassis is a selector switch allowing a spare channel to be switched in if there is a failure of the internal system.


- 8 -

5. SIMPLIFIED ELECTRONIC DESCRIPTION

The servo system additions comprising the Baldwin encoder and interface box, modifications to the Wayne George encoders, electronic tach, independent readout system, and computer modifications are all interconnected, making it necessary to discuss the entire system in one report. So, the following electronic discussions will consider the various circuits in a logical order, hopefully allowing the most understandable explanation to evolve. Block diagrams will be included; pictures are in section 10 and schematics are in section 11. The schematics are explained in detail in section 6. The index lists other sections that may be helpful in the following discussions.

In this system all telescope position and velocity information is produced by the optical shaft encoders. A simplified block diagram of the position control system is presented in Figure 1, section 2.

A block diagram of the Wayne George encoder is presented in Figure 3, showing modifications consisting of the W/E to B/E modulator card and associated wiring.



- 9 -

FIG. 3

This card which replaced the old 400 Hz resolver format modulator operates on the sine and cosine signals present at the sin/cos photocell preamps. Also operating from these preamps are the resistor networks providing scaled sine and cosine voltage inputs to the differential squaring amplifiers producing 16 lines that are encoded to 5 line binary data comprising the 5 least significant bits (LSB) of the encoder output. The 15 most significant bits (MSB) are produced by 30 photocells coupled to the buffer amplifiers. The anti-skew logic selects, as a function of shaft direction, which of the two photocells, laging or leading associated with each bit, is coupled to the output. Thus, the LSB's control all binary output code transitions in ripple down fashion from LSB to MSB. A more detailed discussion of the operation is found in the Wayne George encoder repair manual.

A block diagram of the W/E to B/E modulator card is presented in Figure 4.







FIG. 4

The resolver type sine and cosine signals are present at the low-pass filters. The low-pass filters prevent switching transients produced by the analog switches from getting out into the encoder circuits. The analog switches sample the sin/cos signals in phase quadrature when operated from the timing generator. The differential signals REF and $\overline{\text{REF}}$ are buffered and transmitted to the electronic tach system. The analog switch sampled signals are summed at resistor summing networks coupled to the 128 kHz constant phase bandpass filter thus producing a sinusoidal output coupled to the squaring buffer amplifiers providing the PVS and $\overline{\text{PVS}}$ signals to the electronic tach system. The PVS signals are phase variable with respect to the REF signals since sine and cosine modulated signals (of varying magnitude) are summed into the bandpass filter. (See principle as explained in section 2.)

The Baldwin encoder uses an improved scheme of synthesizing the LSB's which is employed to produce 7 LSB's compared to the 5 LSB's produced in the Wayne George method. A functional block diagram of the Baldwin encoder is shown in Figure 5.



The LSB synthesis operates on the principle of phase comparison of a reference (REF) and phase variable signal (PVS). This is done by means of a 7-bit digital phase comparator comprising a binary counter whose output is strobed to an output register after the PVS undergoes a rising transition as seen at PIN 31 of the encoder connector. The 7-bit output register then contains a count that represents the phase between the REF and PVS signals.


The PVS is produced by sampling the sine and cosine photocell signals and a reference photocell signal providing a DC reference. The sampled outputs are summed and filtered similar to the method just described for the W/G to B/E modulator card. The REF and PVS signals are buffered in the encoder interface box and made available to the electronic tach providing rate data. The analog switches are operated by a special three-state timing generator. The encoder hold line inhibits the strobe to the encoder output registers.

The 14 MSB's in the Baldwin encoder are developed from 14 gray-encoded tracks. The photocells are amplified and coupled to a gray-to-binary converter (add one logic) and finally strobed into an output register synchronously with the LSB transitions.

The Baldwin encoder is made compatible with the existing Wayne George encoder system by circuits contained in the Baldwin encoder interface box. Figure 6 is a block diagram of the interface box.


The interface box contains 3 power supplies providing power to the encoder and interface. All interface circuits are simple buffers except for the encoder hold logic on card 2. Here a hold command from the computer is synthronized with the PVS and then applied to the encoder. A return (ready) signal is then generated, informing the computer that the encoder output is frozen and ready to be strobed into the computer.

- 12 -



BALDWIN MODEL 694 BL ENCODER INTERFACE BOX BLOCK DIAGRAM FIG. 6

A functional block diagram of the electronic tachometer is shown in Figure 7.




As may be seen the tach system operating principle is by means of a phase comparator providing position data coupled to a differentiator providing rate data. However, since a practical phase comparator output must return to zero (retrace) once every 360 electrical degrees or integer multiple thereof, it was necessary to employ two phase comparator-differentiator combinations with different retrace intervals in a two-channel arrangement such that channel "A" is sampled during channel "B" retrace and vice versa. Accordingly, a phase offset of 180 degrees is introduced into the channel B comparator. The two channels are sampled by channel FET switches A and B which are controlled by the channel switch flip-flop. The flip-flop is set and reset by the two phase detectors. Only one channel at a time is connected to the low pass filter that suppresses the small switching transients that occur. The dotted line in Figure 7 indicates the boundary between the digital and analog portions of the tach system. All of the digital portion is contained on the digital card 1, whereas all analog circuits are located on the analog card, thus minimizing the coupling of digital transients into the analog portions of the system. Also, for the same purpose a heavy shield separates the analog and digital circuits. So, in normal operation with a rate of 26 degrees/minute, 10 Hz sawtooth waveforms are present at the outputs of the phase comparators, one sawtooth shifted 180° in phase with respect to the other. The frequency is a function of rate. The differentiators produce a voltage output proportional to the frequency of the sawtooth waveforms. High differentiator output transients occur during phase comparator retrace. These transients are partially suppressed by the blanking generator.

The phase detectors are referred to as 0° and 180° detectors but in actual practice they detect 0° $\pm \Delta$ and 180° $\pm \Delta$ ° where Δ is a direct function of the pulse widths of one shots A, B, and C. The 0° phase detector may actually produce a phase coincidence indication for 355° to 5° and likewise the 180° detector may indicate 175° to 185°. The precise width of this detection band is not important but only that the band exists. For it allows the channel switch to change states before the phase comparator retrace occurs as shown below in Figure 8.

- 14 -





TIMING DIAGRAM SHOWING THE OPERATION OF THE PHASE DETECTORS IN THE ELECTRONIC TACH. SYSTEM

ERRATA: NRAO/ELECTRONICS DIVISION INTERNAL REPORT NO. 115

Page 14. change last line words "Figure 8" to "Timing Diagram, page 15" and insert the above timing diagram on the bottom of page 15.

The system status is indicated by various indicators as shown around the border of Figure 7.

The independent position readout system employs only three major parts readily obtainable off the shelf, namely, a D/A converter, a voltage divider resistance network, and digital panel meter. The system operating principle is discussed in section 2. A detector circuit was added to the DDP-116 computer to enable the encoders to function when the telescope drive program is not running. The detector circuit detects when the position is being read into the computer and accordingly resets an encoder hold inhibit flip-flop, thus allowing the encoder outputs to be frozen and read by the computer. When the program is halted and master clear is depressed, this flip-flop is set, allowing the independent readout to function when the computer is not readily position.

6. DETAILED ELECTRONIC DESCRIPTION

All schematics referred to in this section may be found in section 11. Pictures of the circuit cards and equipment are in section 10. Much information is contained within the schematics. For example, referring to schematic 1, which is a circuit diagram of card 0 of the Baldwin encoder interface box, we notice that the "chip" located in slot N on card 0 is a hex inverter whose input pin 1 is coupled from the encoder via pin C on the card edge connector and output pin 2 exits card pin 3. It may be helpful to refer to the block diagram in section 5, Figure 6, showing signal routing to card 0. Other block diagrams will similarly show signal routing for other cards and systems. In the schematic is shown spare parts of "chips" that are not used. In some cases signals are called out by a series of letters. The signal designation lists, section 12, defines these designations and functions. Similar notation as that used in schematic 1, for the inverter card 0, is used throughout the schematics. Also found are graphic representations of signals showing the active sense as an aid in drawing timing diagrams for troubleshooting purposes.

Schematic 2 shows the computer buffer card which is a simple level shift circuit interfacing the 20-bit position data (TTL) to the DDP-116 computer logic levels (3-C). A single PNP transistor is used with clamped collector to -6 V DC. The level shift circuit is non-inverting logical sense good to several MHz.

Schematic 3 is the encoder control card 2. The encoder hold synchronizer circuit is at the top of the drawing. The operation is as follows: A hold level command is issued from the computer (-6) which is level shifted to (TTL) ground by "chip" H and inverted by F, causing the D input to the 7474 flip-flop B to go to a high level. This issues a ground level hold to the encoder setting up the readout inhibit condition. The next PVS negative transition will set the flip-flop causing the Q (PIN-5) to go high. Thirty-one microseconds later a second negative transition of the 32 kHz PVS will shift the high level into the second 7474 (PIN 9 goes high), finally causing the ready command (read, -6 V DC) to be issued to the computer at output pins D and 4 on the card. When the computer has read the position data into the input register, the hold is removed thus, allowing the readout inhibit to be removed when the next negative transition of PVS occurs.

- 16 -

The rest of card 2 is devoted to the REF and PVS buffers and 50 ohm line drivers to the electronic tachometer system. The high impedance line receivers (chip M) drive hex inverters coupled to 50 ohm line drivers L and K.

Card 3 shown on schematic 4 is another level shifter but characterized for driving lamps in the remote display by current sinking to -12 V DC. The buffers are non-inverting electrical sense but inverting logical sense.

Card 4 of the Baldwin encoder interface box is a miscellaneous card providing room if expansion is necessary. All power supplies are wired to this card. Presently only a fuse and fan motor thermostatic switch are contained on this card. The schematic 5 shows this card and also the temperature monitor circuit. The simple circuit operates from a Fenwal thermistor located in the Baldwin encoder. The rest of the circuit is in the interface box. The 1 K current limit resistor (to 5 mA) and meter are connected in series with another meter and toggle switching arrangement located in the local independent position readout chassis, allowing the encoder temperature to be monitored remotely.


Schematic 6 is included for convenience (since it is not shown elsewhere) of the Wayne George remote lamp display. Twenty lamps connected to 1.5 K ohm "keep warm" resistors and diodes for isolation provide a monitor of the encoder binary position output.

The W/G to B/E modulator card that replaced the old 400 Hz modulator card in slot 423 of the Wayne George encoder electronics box is shown in schematic 7. The oscillator is a 9601 monostable operated in the astable mode. The 256 kHz oscillator circuit is stable to 1 percent over normal operating temperature range so that a crystal oscillator was not required. If the frequency drifts about 15 percent, then the 128 kHz constant phase bandpass filter output will not be useful. The oscillator drives a divide by two (chip B) coupled to exclusive OR circuits forming a timing generator producing two phase signals operating in quadrature. One exclusive OR operates as a simple inverter (C-4) since it has one input connected to +V. C-3 deocdes the clock and divide by two output into a 90° phase shifted signal. C-3 and C-4 are coupled to FET driver circuits E, producing FET drive signals A and B, thus operating analog switches K to sample the sine and cosine signals present at card pins 10 and 7 through low pass filters. The analog switch signals are summed at the bandpass filter L, producing a phase variable sinusoidal output relative to the chopper drive signals. This sine wave signal is

coupled to the analog comparator producing a square wave output level shifted to TTL logic levels. This square wave frequency is divided by 4 to normalize the Wayne George sin/cos track speed (32,768) to the Baldwin sin/cos track speed (8192). Finally, the PVS is coupled to 50 ohm line drivers N to produce the differential line driven signal to the electronic tach. The REF signal to the tach is produced from EX-OR (C-4) through the divide by 4 (B) to line drivers (M) at pins 16 and 17. Thus, the two signals REF and PVS are produced and may be phase/frequency compared by the electronic tach producing a velocity signal.

Schematic 8 shows the electronic card interconnections and signal flow for the electronic tachometer system. There are 3 pairs of cards 1 and 2 — two active sets and one spare set that may be switched in place of a defective active channel by use of a selector switch on the front panel. The numbering format of this switch is shown in schematic 8. The selector switch is complex with 33 poles to provide isolated switching for all signals into and out of the pair of cards.

Schematic 9 shows the digital circuit card 1. All switching control signals are produced on this card. Signals present in the digital card are shown in Figure 8.



 $5 \,\mu s/cm \longrightarrow$


Figure 8 – Phase Comparator Signals present in the Digital Card with Position Set to 40 arc seconds and Zero Rate

The 32 kHz REF and PVS buffered by K-6 and K-8 are shown in the upper two traces. Rising edges of these waveforms cause \overline{A} and \overline{C} , respectively, while \overline{B} is caused by the falling edge of PVS. \overline{A} , \overline{B} , and \overline{C} are the outputs of one shots A-7, A-9, and B-9 that are coupled to set/reset flip-flops F-3 and F-11, output waveforms of which are shown in the two bottom traces of Figure 8. The phase detector outputs are duty factor variable as a function of position. These two signals are coupled to the low pass filters and differentiators on the analog card.

The 0° and 180° phase detectors are NAND gates L-6 and L-3, respectively coupled to one shots A and B. The channel switch flip-flop is L-8, and L-11 in schematic 9. Also see Figure 7. The flip-flop controls via the drivers CFA and CFB the FET's on the analog card which select the channel to be coupled to the output shown in schematic 10.

Six discrete driver buffers are found along the right side of schematic 9. CFA and CFB are the FET drivers mentioned above. CSA and CSB are light emitting diode (LED) indicator drivers coupled to the respective front panel indicators for channel switch status. AC and BC are blanking FET drivers buffering to \pm 15 volt swing the signals from the retriggerable one shots C-6 and C-10. The PFI and RFI are differentiator-integrator combinations sensing the presence of PVS and REF signals providing PVS fail and REF fail indications coupled to front panel LED indicators.


Schematic 10 shows the circuits on the analog circuit card. The signals ISA and ISB are the inputs to the card that are duty factor variable coded position data. These waveforms are averaged by low pass filters K and L, thus producing a DC voltage output that is a function of position and ramp (sawtooth) waveforms for constant rate of telescope motion. The diode current switch input to the low pass filter insures stable current input levels to the low pass filter that is not obtainable directly from the digital IC (F-3 and F-11) of the digital card. Figure 9 below shows the principal analog signals present on the analog card for constant rate. The top trace is the channel switch. When it is high, channel A (traces 2 and 6) is active and when low channel B (traces 3 and 7) is active and coupled to the rate output (bottom trace). The glitches in traces 6 and 7 are caused by blanking traces 4 and 5 and retrace of the phase comparators, traces 2 and 3. The rate output (trace 8) is shown with a very sensitive scope setting (. 05 V/cm AC coupled) to show noise content. The DC voltage level indicating rate is about 10 volts and the noise shown is about .05 volts, producing a signal-to-noise voltage ratio of





10 milliseconds/cm \rightarrow

Figure 9 – Principal Analog Signals present in the Analog Card with Constant Rate Equal to 26°/minute.

of about 200 (46 dB). Notice that channel switching transients are practically nonexistent. Some or most of the noise in trace 8 may be produced by the test apparatus in the form of phase jitter type noise. The test apparatus comprised a crystal oscillator for REF and frequency synthesizer for PVS. The rate produced is a function of the difference in frequency between the two sources. In this mode the tachometer functions as an FM demodulator. Figure 10 shows the rate step response produced by operating







the frequency synthesizer as a VCO. The scope is DC coupled. Note that the noise level as well as the rate is much smaller than that in Figure 9. The rate change step is about 0.3° /minute. Notice also that the rise time for this combination is about 4 ms. The rate impulse response of the tach is shown in Figure 11. The position step is about \pm 15 arc seconds. The low pass filter (position, upper trace) has a rise time of about 2 ms. The rate impulse reaches about 10 volts during this interval. The test was performed by coupling the tach to one of the WG to BE modulator converter cards and applying 3 V DC to the sine analog input. A 10 Hz square wave was applied to the cosine input and adjusted in amplitude to produce the step position response as shown in Figure 11.

The NRAO telescope position readout converter is comprised of two channels — one for azimuth and one elevation. Pictures may be found in section 10 and schematics in section 11. Schematic 11 gives the circuit card interconnection diagram for the azimuth channel. The 12-bit binary position code from the azimuth encoder is coupled to the level translator card as shown in the upper left corner. The position code is level shifted and coupled to the D/A converter producing an analog output that is scaled by the resistor divider network and then coupled to the digital panel meter providing the decimal readout in degrees. An unscaled analog output (0-10 V) as a function of position is available at both front and rear BNC connectors. The calibration test switch forces the readout to the indicated values (000.7 and 359.9) for calibration purposes.

Schematic 12 for the elevation channel is similar to schematic 11 for azimuth except for the scaling network, the decimal point connection (PI-A) on the DPM, and the calibration switch which is triple pole instead of double pole.

Schematic 13 is the level translator card 1 for the azimuth channel. The position code is converted by the level translators from 3-C (0, -6) negative logic levels to TTL (0, +5) positive levels using DM 8820 integrated circuits. The inputs Y and Z at the bottom of the drawing are inputs from the calibration switch. Through resistor logic controlled by these inputs (Y and Z), the readout is forced to the code considered optimum for calibrating zero and gain of the DPM as selected by the calibration switch.

Schematic 14 is the elevation level translator card and is similar to the azimuth level translator except for logical sense and the calibration switch logic which is more complex with three controls, X, Y, and Z, that selectively force the level shifters to output codes considered optimum for DPM calibration.

- 21 -

The D/A converter is the same in both azimuth and elevation channels and is shown in schematics 15 and 16 which are reproductions of the manufacturer's specification sheet. The D/A converter is a non-potted unit allowing field repair should trouble develop. The D/A card contains IC current switches, resistor network and IC output op-amp and voltage reference, but does not contain the optional input register IC's.

No schematics for the DPM are presented. It operates by means of the dual slope method. If trouble develops, the unit may be sent as a unit to the factory for repairs. A list of the DPM rear connector functions is presented in section 14, connector lists.

An encoder temperature monitoring circuit is built into the readout system. Schematic 5 shows the circuit in the Baldwin encoder interface box. Schematic 17 shows the switching circuit and indicator included in the local readout chassis. Schematic 18 shows the temperature circuit in the Wayne George electronics box.

Two operational amplifiers were changed in the Wayne George encoder electronics package to improve temperature stability of the encoder. These circuit changes were made to the sin/cos preamplifier card 417 as shown in schematic 19. The P-501 was added requiring the zero adjust pot circuit to be changed and a 15-22 picofarad capacitor to be added. The new op-amp dramatically improves the temperature stability of the system. This instability in the past greatly affected the accuracy and reliability of the 5 LSB synthesis circuits.

The computer addition required to allow the local readout to function when the computer is not reading position is shown in schematic 20. Gates A and B form a flip-flop that causes the PIL and inhibits the encoder hold commands via gates C, D and E when it is reset by the master clear. When master clear is depressed the encoder and thus the coarse readout is "unfrozen" when a program runs on the computer that reads position the flip-flop (gates A and B) is set allowing the PIL to be removed and encoder hold commands to be enabled, allowing normal program operation.

7. IN CASE OF DIFFICULTY

In the event difficulty is realized in operation of the telescope drive system, it should be possible to repair it in quick time since a "systems" approach in packaging has been employed. Only a few spare cards are required since some redundancy is present. To repair the system it is only necessary to determine which card has the fault by some means such as "card snatching". In some cases a selector switch is available, allowing a spare to be switched into a defective channel, allowing very simple and speedy repairs, deferring the actual troubleshooting operation until maintenance day.

A more logical approach to troubleshooting the system is to become familiar with the function of each of the different electronic cards in the system. A tabulation of this follows.

Quan.	Baldwin Encoder Interface Box	Slot
2 2 2 2 1	Inverter Card 0 Computer Buffer Card 1 Encoder Control Card 2 Remote Display Buffer Card 3 Miscellaneous Card 4	$egin{array}{c} 0 \ 1 \ 2 \ 3 \ 4 \end{array}$

Wayne George Encoder Electronics Box

3	W/G to	B/E Rate	Modulator	423

Electronic Tachometer System

3	Digital Card 1	A1, S1, E1
3	Analog Card 2	A2, S2, E2

Coarse Telescope Position Readout


1	Azimuth Interface Card 1	1	
2	D/A Converter Card 24	2, 4	
1	Elevation Interface Card 3	3	

DDP-116 Computer Additions

1	DJ-30 NAND Gate Card ?	
L		J

As an aid to troubleshooting and encoder indexing, a Douglas card containing 20 LED lamps and jumper cables for connection to J-2 (computer data) and J-5 (remote display) is available. The lamps light-up when the data is a logic "1". The Baldwin encoder also has a rear mounted LED display. Here a logic "0" is indicated when the lamp is lit.

A test jig is suggested for use in repairing the electronic tach system, a schematic of which is shown in Figure 12.



The test set is not a necessity since the tach system may be repaired "on-line". But, more predictable results are obtained in "open loop" performance using the circuit of Figure 12. The circuit requires 10 integrated circuits and two oscillators which may be packaged on a Douglas 11-DE-1 circuit card as shown. The test set is essentially two oscillators that may be selectively coupled, via the mode switch, to either the REF or PVS or both during phase coincidence as determined by the phase detector at chip F^{-1} . Oscillator "A" is an inexpensive crystal oscillator which functions as an LO. Circuits A, B, and C are circuit suggestions providing the FM. If a frequency synthesizer is available then circuit A is preferred. The tach rate output is adjusted by varying the synthesizer output by ± 10 Hz. Circuit "C" employs an oscillator identical to oscillator "A". This is the cheapest method providing only $a \pm K$ or zero rate as selected by the mode switch. K is set by the small difference in frequencies of the two oscillators A and D due to differences in manufacturing tolerances. A test rate of a few degrees per minute may be expected using this scheme. Other variations of Figure 12 may be developed according to the preference of the troubleshooting. The important thing is to use crystal oscillators for rate stability, otherwise the rate output may contain a high noise level due to phase jitter of non-crystal oscillators.

CALIBRATION

The Baldwin encoder interface box requires no calibration. The W/G to B/E modulator card oscillator frequency is set so that the reference frequency at TP-4 on the electronic tachometer front panel is $32 \text{ kHz} \pm 10\%$. It is unlikely that the frequency will ever drift out of this range. The frequency is set by adjusting the trim resistor (higher value of the two resistors connected to pins 8 and 13, chip A) on the W/G to B/E modulator card. The crystal oscillator employed in the Baldwin encoder also affects this frequency but no adjustments are necessary.

There are two adjustments per axis available in the electronic tachometer gain and balance. Both pots are found on the analog card. The gain pot (location N) sets the scale factor (transfer constant) and may be set using the rate indicator and the test set of Figure 12 with a frequency synthesizer. First adjust the synthesizer for zero rate as seen on the tach rate indicator. Then add 10.00 Hz to the synthesizer frequency and adjust the tach gain pot (slot N) for a rate output of 26.37 degrees/minute. Monitoring the rate output as done for Figure 9 by synchronizing the scope on TP-6 (channel switch) and AC coupling the rate to the scope will provide an indication of channel balance which may be adjusted by the pot located at slot "B" on the analog card. If the balance is misadjusted, then a difference in gain between channels A and B will exist and may be noted as a square wave with transitions coincident with the channel switch. It is not expected that any of these adjustments will ever drift under normal use.

The calibration of the 12-bit position readout is expected to drift and hence was designed for ease of adjustment. All that is necessary is to connect the system for normal operation and then using the toggle switches above the DPM's, the adjustment screw below the toggle in the direction in which the switch is thrown may be adjusted for the proper reading as shown opposite the toggle. Best results are obtained by adjusting the low reading first, followed by the high reading.

- 25 -

8. CONCLUSION

The systems described herein were designed and built to provide reliable service and ease of maintenance. The various systems were laboratory tested under worst case operating extremes. The Baldwin optical shaft encoder will operate over a temperature range of 20 °F to 150 °F. The encoder interface box will operate over a range of -20 °F to +150 °F.

The electronic tachometer system response time, considering proper design for each case, is a direct function of the REF frequency with improvement at higher frequencies. The REF is, however, fixed for a given encoder. The tach circuits may be simplified in future designs by eliminating the blanking circuits in favor of resistor divider networks that limit the signal to the channel switching FET's to less than the FET pinch off voltage subtracted from +V, thereby providing the same result as the blanking circuits. Finally, care should be exercised in selecting capacitors with stable characteristics since considerable trouble was caused by this simple mistake when capacitors employed in the differentiator circuits had capacitance values that varied as a function of the potential between the plates.


9. CREDITS


Ron Weimer	-	helpful consideration and suggestions concerning the circuits.
John Payne	-	suggestions concerning the servo system.
Baldwin Company	-	loan of breadboard 694BL shaft encoder and help in understanding the operation of the encoder.
Gene Wetmore	-	and others at the 36' site for aid in the installa- tion of the system.
Jerry Turner	-	electronic assembly.
Staffan Olson	-	electronic assembly.
Ken Cantrell	-	electronic assembly.
Mechanical Engineering	_	new encoder mounts design.
Machine Shop	-	As usual, the Green Bank metal shop performed an impressive job in cutting and engraving the front panels, and cutting, machining, and fitting all the metal parts used in the mechanical assembly.
Tony Miano	-	drafting.
C. Dunkle	-	typing.
Gene Crist	-	photography and printing.
Ron Monk	-	photography and printing.


1.	New Baldwin Encoder and Interface Box	29
2.	Baldwin Encoder Interface Box, Inside View	30
3.	Baldwin Encoder Interface Box, Electronic Cards	31
4.	W/G to B/E Rate Modulator Card and Test Set $\ldots \ldots \ldots$	32
5.	Electronic Tachometer System, Front View	33
6.	Electronic Tachometer System, Back View	34
7.	Electronic Tachometer System, Circuit Cards	35
8.	Coarse Position Readout Converter, Front View	36
9.	Coarse Position Readout Converter, Back View	37
10.	Coarse Position Readout Converter, Circuit Cards	38


<u>Page</u>


































11. SCHEMATICS


1.	Baldwin Encoder Interface Inverter Card 0	40
2.	Baldwin Encoder Interface Computer Buffer Card 1	41
3.	Baldwin Encoder Interface Encoder Card 2	42
4.	Baldwin Encoder Interface Remote Display Buffer Card 3	43
5.	Baldwin Encoder Interface Miscellaneous Card 4 and	
	Encoder Temperature Indicator Circuit	44
6.	36' Position Readout W/G Remote Display	45
7.	W/G to B/E Rate Modulator	46
8.	Electronic Tach Card Interconnections and	
	Selector Switch Format	47
9.	Electronic Tach Digital Card 1	48
10.	Electronic Tach Analog Card 2	49
11.	Coarse Position Readout, Azimuth Channel Wiring	50
12.	Coarse Position Readout, Elevation Channel Wiring	51
13.	Coarse Position Readout, Azimuth Interface Card	52
14.	Coarse Position Readout, Elevation Interface Card	53
15.	Coarse Position Readout D/A Converter Card	54
16.	Coarse Position Readout D/A Converter Card	55
17.	Coarse Position Readout Encoder Temperature Selector	56
18.	Temperature Circuit in Wayne George Electronics Box	56
19.	Circuit Modification to $W/G \sin/\cos Preamplifier$	
	Card 417	57
20.	DDP-116 Computer Additions, 36' Coarse Position	
	Readout Logic to Enable Readout when Computer	
	not Reading Encoders	58

Page







DATA OUTPUT TO COMPUTER BUFFER CARD # I SCHEMATIC # 2




SCHEMATIC # 3




SCHEMATIC # 4






BALDWIN ENCODER INTERFACE PACKAGE CARD # 4





BALDWIN INTERFACE BOX ENCODER TEMPERATURE INDICATOR CIRCUIT


SCHEMATIC # 5



- 45 -








NRAO ELECTRONIC TACHOMETER FOR TELESCOPE DRIVE SYSTEMS DIGITAL CIRCUIT CARD # 1 SCHEMATIC # 9


- 48 -




<u>0</u>


SCHEMATIC #


- 49 -






- 51 -





SCHEMATIC # 13



GENERAL DESCRIPTION

The DAC-Q is a high performance compact, low profile single-card, general purpose Digital-to-Analog Converter. Units are available in resolutions of 8, 10, and 12 bits. In its most complete form, it accepts a 12 bit Binary code, or a 3-decade Binary-Coded-Decimal number, and stores the number in an internal register upon command of an external strobe. Upon entering the register, the stored number is immediately converted to an output voltage (of optional scaling and polarity) and held until the next strobe command. As a complete unit, it contains a storage register, monolithic IC current switches, a complete thin film resistor network, a reference supply plus amplifier, and an output operational amplifier. It requires only DC power.

INPUT OPTIONS


The DAC-Q includes an optional storage register, which can be wired for either + full scale with all "1"s, or + full scale with all "0"s at the inputs (complementary inputs). Input codes can be binary, offset binary, or their complements, or 2's complement, or BCD. Also, an external reference can be supplied by the user.

OUTPUT OPTIONS

Unipolar or bipolar outputs are available. For bipolar outputs offset binary, or 2's complement code is required. Unipolar ranges are 0 to +5V or 0 to +10V standard. Bipolar ranges are $\pm 5V$ or $\pm 10V$.

ALL MONOLITHIC COMPONENTS

Construction of the new DAC-Q series centers around the new monolithic μ DAC IC D/A components. The Model AD550 quad current switches are used in conjunction with a thin film modular resistor network. The AD550 IC switches are designed for optimal temperature tracking. The thin film resistor network includes all the critical, gain determining resistors. A high gain reference amplifier assures that all variations in switch parameters are ideally compensated. The interquad attenuation network is 16:1 for straight binary and 10:1 for BCD. The output amplifier may be wired for unipolar or bipolar output voltage. An external reference, if used, may have any value from full scale to 50% of F.S.



DAC-Q DIGITAL TO ANALOG CONVERTERS

Complete Compact D/A Converters to 12 Bits with High Performance, Low Cost, & Many Options

FEATURES

8, 10, and 12 Bit Resolutions and Accuracies Low Cost/Performance Ratio

Ultra-Low (0.42") Profile


Low TC (±7ppm/°C)


Excellent Power Supply Rejection 0.002%/%∆Vs

Binary or BCD Coding

-55°C to +125°C on Request

Many Options






PRINTED IN U.S.A.


	DAC-Q O-ANALOG CONVERTERS (typical @ 25°C unless otherwise noted)	Ουτι	INE DIMENSIONS
MODEL	DAC-Q		
RESOLUTION	DAC- 80 8 Bits DAC-100 10 Bits DAC-120 12 Bits	A standard and standard	0.600 (FAST AMP VERSION) 500 MAX
DIGITAL INPUTS	"0" +0.8V max @ - 3.2mA "1" +2.0V min @ 80μA TTL Compatible		
STROBE	Data transfers from inputs to register on "0" to "1" change. Width at least 50nsec, "0–1" transition at least 100nsec after data change.		
INPUT CODES	Binary, Offset Binary, Complementary Bi- nary, Complementary Offset Binary, BCD, 2's Complement, Comp. 2's Complement		
OUTPUT RANGE	0 to +5V @ 10mA 0 to +10V @ 10mA ±5V or ±10V @ ±10mA	a Second Se	Cinch 250-22-30-170 Socket (Supplied)
OUTPUT IMPEDANCE	0.02 ohm		
CONVERSION SPEED	Fast Amplifier; 2.5 μ sec to $<$ 0.01% Slewing Rate: 50V/ μ sec	PIN	CONNECTIONS
	Standard Amplifier; 50 μ sec to < 0.01% Slewing Rate: 0.5V/ μ sec	<u>PIN</u>	FUNCTION BIT 1 MSB -
LINEARITY	±½LSB	A B	BIT 1 MISE BIT 2
ACCURACY		Č	BIT 3
Relative	±%LSB	D	BIT 4
Absolute	±½LSB (when internal reference supplied)	E	BIT 5
TEMPCOEFFICIENT	±7ppm/°C max	F	BIT 6
TEMP RANGE	0°C to +70°C	Н	BIT 7
	-55°C to +125°C (add suffix ET*)	J K	BIT 8 LSB DAC-80 BIT 9
POWER REQUIRED	+15VDC @ +25mA		BIT 10 LSB DAC-100
	- 15VDC @ - 30mA +5VDC @ 150mA-with register	M	BIT 11
	@ 25mA-without register	N	BIT 12 LSB DAC-120
POWER SUPPLY	C. Commission and Commission	Р	CONNECTED TO R
SENSITIVITY	0.002%/% supply variation	R	CONNECTED TO P
	(±15VDC supplies—only)	S	ANALOG GROUND
ADJUSTMENTS	Zero, Gain (DAC-Q converters are factory	T U	REFERENCE OUTPUT
化学学学生的	pre-adjusted)	V	STROBE
*ET = Extended Temperatu		Ŵ	+5V
Specifications subject to cha	ange without notice	X	+15V
	DAG 80 DAG 100 DAG 100	Y	-15V
PRICES (1–9) without storage register	DAC-8Q DAC-10Q DAC-12Q \$135. \$165. \$185. \$165. \$205. \$225.	Z	DIGITAL GROUND
with storage register Fast Amplifier	\$165. \$205. \$225. Add \$50. to above prices		nd Z are normally connected. ct by drilling plated hole.

MODEL	NO DAC	XX	xx	/ xxx /	XXX	/±xxx	/xxxx
		No.of Bits	Series	Input Code	Input Register	Output Range	Output Amplifier
	Conv. type	8 10 12	Q (P.C. Card) QM (Module)	BIN (binary) C-B (comp. binary) OBN (offset binary) COB (comp. off. bin.) 2SC (2's comp.) C2C (comp. 2's comp.) BCD	REG DIR (direct)	+5V +10V ±5V ±10V	STD FAST
Notes: (1 (2 (3) Internal Refere	nce included un			(consult Fact	ory for price	


For information on the Modular DAC-QM (2"X4"X 0.4") consult your local ADI Representative, or call the Factory direct.




- 56 -









MODIFICATION TO W/G SIN/COS PREAMPLIFIER CARD # 417 SCHEMATIC # 19







36. LOCAL READOUT

LOGIC TO ENABLE LOCAL READOUT WHEN COMPUTER NOT READING ENCODERS

SCHEMATIC # 20

- 58 -

12. SIGNAL DESIGNATION LISTS

Mnemonic	Function
AC	Tach channel A blanking
AEHLD	Computer azimuth encoder hold line
BC	Tach Channel B blanking
CFA	Channel switch FET A control
CFB	Channel switch FET B control
COS	Encoder signal varies cosinusoidally as a function of position
CSA	Channel switch A indicator
CSB	Channel switch B indicator
EEHLD	Computer elevation encoder hold line
HOLD	Inhibits encoder refresh
ISA	Duty factor variable position encoded signal, tach channel A
ISB	Duty factor variable position encoded signal, tach channel B
MSCL	Master clear
PFI	PVS fail indicator
PILXX	Priority interrupt line
PRETA	Position channel A return
PRETB	Position channel B return
PSIGA	Position channel A signal
PSIGB	Position channel B signal
PVS	Phase variable signal as a function of position with respect to
	REF
$\overline{\mathrm{PVS}}$	Inverse PVS in differential link
RATE	Tach output signal
READ	Signals computer to read encoder data
REF	32 kHz reference signal to tach
$\overline{\text{REF}}$	Inverse REF in differential link
RFI	REF Fail indicator
SIN	Encoder signal varies sinusoidally as a function of position

13. TEST POINT LIST (ELECTRONIC TACH)

TP	Function
1	Ground
2	REF
3	REF
4	PVS
5	PVS
6	Channel Switch
7	Position Channel A
8	Position Channel B
9	Rate Output to Servo

14. CONNECTOR LISTS

The following connectors are located on the Baldwin encoder:

Circuit			
Designation	<u>Type</u>	Description	Function
J -0	DC 37P	37 Pin Male	Encoder power, con- trol, and data.

The following connectors are located on the Baldwin encoder interface package:

Circuit <u>Designation</u>	<u>Type</u>	Description	Function
J-1	Cannon DC 37P	37 Pin Male	Encoder data
J-2	Cannon DC 37S	37 Pin Female	Computer data
J-3	Cannon DE 9S	9 Pin Female	Modulator to Elec. Tach
J-4	Cannon DE 9P	15 Pin Male	AC Power
J-5	Cannon DB 25S	25 Pin Female	Remote display

The following connectors are located on the electronic tach chassis:

Circuit <u>Designation</u>	Туре	<u>Description</u>	Function
J-3A & E	Cannon DE 9P	9 Pin Male	Modulated input
R-A & E	BNC	Female	Rate output

The following connectors are located on the coarse position readout chassis:


Circuit Designation	Туре	Description	Function
J-5	Cannon DB 25P	25 Pin Male	Remote display
P-1, 2, 3, 4	BNC	Female	Analog position

The following connectors are located on the rear of the DPM's associated with

the coarse readout:

Circuit Designation	Туре	Description	Function
P-1	Cinch 50-44A-30	44 Pin	Digital board
P-2	Cinch 50-15A-20	15 Pin	Analog board

Figure 13 shows the connectors and function for the Baldwin encoder interface box.



FRONT PANEL, BALDWIN ENCODER INTERFACE BOX FIG.13

CONNECTOR LISTS


J-0 & .	J-1	J-2	
<u>Pin</u>	Function	<u>Pin</u>	Function
1	2 ¹⁹ Output) MSB	1	2 ⁰ Output
$\frac{1}{2}$	2 ¹⁸ m	2	2^1 "
3	2 ¹⁷ "	3	2^2 "
4	2^{16} m	4	2 ³ "
5	2^{15} n	5	2 ⁴ "
6	2 ¹⁴ "	6	2 ⁵ "
7	2 ¹³ "	7	2 ⁶ "
8	2^{12} m	8	2 ⁷ "
9	2 ¹¹ n 20 Bit Binary	9	2 ⁸ "
10	2 ¹⁰ ⁿ Encoded Posi-	10	2 ⁹ "
11	2 ⁹ " tion Output	11	2^{10} "
12	2 ⁸ "	12	2^{11} "
13	2^7 m	13	2^{12} "
14	2 ⁶ ⁿ	14	2^{13} "
15	2^5 n	15	2 ¹⁴ "
16	2 ⁴ "	16	2 ¹⁵ "
17	2^3 "	17	2 ¹⁶ "
18	2^2 n	18	2 ¹⁷ "
19	2^1 m	19	2 ¹⁸ "
20	2 ⁰ LSB	20	2 ¹⁹ "
21	NC	21	NC
22	Thermistor	22	NC
23	Thermistor	23	NC
24	Ground Test	24	NC
25	NC	25	Ground - Data Common
26	+5 V Test	26	NC
27	NC	27	NC
28	-5.5 V Test	28	NC
29	NC	29	Ground - Shield
30	REF	30	NC
31	PVS	31	NC
32	Hold Logic "0" = Hold	32	Hold (-6 V Holds)
33	Circuit Ground	33	NC
34	+5 V DC, 1.1 amp	34	Ground - Inhibit, Hold Return -
35	-5.5 V DC, 0.8 amp		Control Common
36	Marker Pulse	35	Inhibit Output (-6 V When Held)
37	Case Ground	36	NC
		37	Ground - Case Ground

CONNECTOR LISTS

J-3, J-3A, J-3E

DE 9S Female Conductor J-3.

(Electronic Tach)



<u>Pin</u>	Function	<u>W/G Slot 462</u>
1	REF	16
2	Ground	11
3	Ground	NC
4	Ground	11
5	PVS	4
6	REF	17
7	Ground	11
8	Ground	11
9	PVS	3

<u>Pin</u>	Function
1	AC Input
2	NC
3	AC Input
4	NC
5	NC
6	NC
7	NC
8	NC
9	Case Ground
10	NC
11	NC
12	NC
13	NC
14	NC
15	NC

J-5	
<u>Pin</u>	Function
1	2 ⁰ Output
2	2 ¹ "
3	2^2 "
4	2^3 "
5	2 ⁴ "
6	2^{1} n 2^{2} n 2^{3} n 2^{4} n 2^{5} n
7	2 ⁶ "
8	2^{6} " 2^{7} " 2^{8} " 2^{9} "
9	2 ⁸ "
10	2 ⁹ "
11	2 ¹⁰ "
12	2 ¹¹ "
13	2 ¹² "
14	2 ¹³ "
15	2 ¹⁴ "
16	2 ¹⁵ "
17	2 ¹⁶ "
18	2 ¹⁷ "
19	2 ¹⁸ "
20	2 ¹⁹ "
21	NC
22	- Encoder Temperature Indicator
23	Signal Common
24	-12 V DC
25	+ Encoder Temperature Indicator

	P1		P1		P2
<u>Digit</u>	al Board - Upper Side	Digit	al Board - Lower Side	Analo	og Board -Either Side
<u>Pin</u>	Function	<u>Pin</u>	Function	Pin	Function
1	D. P. 1xxx. x	Α	D. P. 1xx. xx	1	Guard
2	1 bit	В	4 bit	2	
3	2 bit	C	8 bit	3	-30 volts
4	4 K bit	D	20 bit	4	
5	8 K bit	Е	10 bit	5	
6	40 bit	F	80 bit	6	+30 volts
7	200 bit	н	100 bit	7	
8	400 bit	\mathbf{J}	800 bit	8	Sig Gnd (analog)
9	2 K bit	К	1 K bit	9	Sig Gnd (analog)
10	OL bit	\mathbf{L}	10 K bit	10	G _m Resistor
11	Open	\mathbf{M}	AC Line HI	11	AC Sig Input
12	Open	N	AC Line LO	12	DC Sig Input
13	Gnd (case & power line)	Р	Gnd (case & power line)	13	Atten Com
14	Serial Out	R	Measurement Enable Rate	14	Ext Ref In
15	Measurement Enable	S	Strobe Transfer	15	Guard
16	Gnd (Digital)	Т	Gnd (Digital)		
17	Conversion Period	U	+5 volts		
18	Integration Period	v	Measurement Enable		
19	30/Second Enable	w	20/Second Enable		
20	Neg Polarity bit	x	4/Second Enable		
21	D. P. 1. xxxx	Y	Buffer Out		
22	D.P. 1x.xxx	\mathbf{Z}	+250 volts (1/2 wave)		

CONNECTOR PIN ASSIGNMENTS - DIGITAL PANEL METER - SERIES 2000

NOTE: To initiate readings, connect P1-W, P1-X, or P1-19 to P1-16 or P1-T.

15 WIRING LISTS


Wiring lists are presented in two subsections:

- 15-A Encoder Interface Box Lists
- 15-B Electronic Tachometer Lists

No list is shown for the coarse readout since the wiring may be obtained from schematics 11 and 12 in Section 11.

<u>From</u>	<u>To</u>	From	<u>To</u>
1 ,	+5, 1-1, J1-35	Α	Common Ground - J1-37 (use
2	-12, 1-2		binding post), J-33, All supplies
3	1-C	в	-5.5, J1-35, 4-B
4	1-D	С	3C, J1-1
5	1-E	D	3D, J1-2
6	1-F	Ε	3E, J1-3
7	1-Н	F	3F, J1-4
8	1-J	H	3H, J1-5
9	1-K	J	3J, J1-6
10	1-L	К	3K, J1-7
11	1-M	L	3L, J1-8
12	1-N	Μ	3M, J1-9
13	1-P	Ν	3N, J1-10
14	1-R	Р	3P, J1-11
15	1-S	R	3R, J1-12
16	1-T	S	3S, J1-18
17	1-U	Т	3T, J1-14
18	1-V	U	3U, J1-15
19	1-W	v	3V, J1-16
20	1-X	W	3W, J1-17
21	1-Y	X	3X, J1-18
22	1-Z	Y	3Y, J1-19
		\mathbf{Z}	3Z, J1-20

From	<u>To</u>	<u>From</u>	<u>To</u>
1	2-1	Α	0-A, 2-A
2	2-2	в	NC
3	J 2-20	С	
4	J2-19	D	
5	J2-18	Е	
6	J2-17	F	
7	J2-16	Н	
8	J2-15	J	
9	J2-14	К	
10	J2-13	\mathbf{L}	
11	J2-12	М	
12	J2-11	Ν	
13	J2-10	Р	
14	J2-9	R	
15	J2-8	S	
16	J2-7	Т	
17	J2-6	U	
18	J2-5	v	
19	J2-4	W	
20	J2-3	Х	
21	J2-2	Y	
22	J2-1	Z	



From	То	From	<u>To</u>
1	4-1	Α	4-A, J5-22 (use binding post),
2	4-2, J5-24		J5-23
3	J5-20	в	NC
4	J5-19	С	
5	J5-18	D	
6	J5-17	Е	
7	J5-16	F	»
8	J5-15	н	
9	J5-14	J	
10	J5-13	К	<u> </u>
11	J5-12	\mathbf{L}	
12	J5-11	Μ	
13	J5-10	N	
14	J5-9	Р	
15	J5-8	R	
16	J5-7	S	
17	J 5-6	Т	
18	J5-5	U	
19	J5-4	v	
20	J5-3	w	
21	J5-2	x	
22	J5-1	Y	
		\mathbf{Z}	

Card 4

From	<u>To</u>	From	<u>To</u>
1		Α	
2		в	
3		С	
4		D	
5		E	
6		F	
7		н	
8		\mathbf{J}	
9		К	
10		L	
11		Μ	
12		N	
13		Р	
14		R	
15		S	
16		Т	
17	To AC Hot of 3 supplies. See Note 1.	U	J4-2
18	See note 1.	v	
19	4-17	W	To AC Hot of fan
20		х	
21		Y	
22		\mathbf{Z}	

Note 1 - Wire J4-3 to AC common of 3 power supplies and fan, by removing supplies and leaving 6 inches slack between them. Wire J4-9 to chassis.

15-B ELECTRONIC TACH WIRING LISTS

The electronic tach wiring is mostly associated with the selector switch for interchanging spares. The numbering format for the switch is shown in schematic 8 in Section 11.

Also, the following mnemonics are used in the wiring tables:

<u>Mnemonic</u>	Function
Α	Azimuth
S	Spare) 1st letter
Ε	Elevation
1	Digital Card 1, Tach 2 nd number
2	Analog Card 1, Tach \int

Wire Location:


S	1	F
ſ	ſ	↑
1st Letter	2nd Number	3rd Letter
(Channel)	(Card Number)	or Number

(Pin Number)

Selector Switch Wiring Table for Indicator Lamps

Wafer <u>Number</u>	12	
S1F A1F ARFI Lamp	$ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $ $ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $ $ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $	E1F ERFI Lamp
S16 A16 APFI Lamp	$ \begin{array}{c} B1 \\ B2 \\ BP \\ B3 \end{array} $ $ \begin{array}{c} B1 \\ C \\ B2 \\ B2 \\ B2 \\ B2 \\ B3 \end{array} $	E16 EPFI Lamp
S17 A17 A CSA Lamp	$ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $ $ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $	E17 E CSA Lamp
S1H A1H A CSB Lamp	$ \begin{array}{c} D1 \\ D2 \\ DP \\ D3 \\ \end{array} $ $ \begin{array}{c} D1 \\ D2 \\ DP \\ D3 \\ \end{array} $ $ \begin{array}{c} D1 \\ D2 \\ DP \\ D3 \\ \end{array} $	E1H E CSB Lamp

Selector Switch Wiring Table for Meters



Selector Switch Wiring Table for Power and Rate Output and Meter

Wafer <u>Number</u>	_56_	
S1C & S2C A1C & A2C +15 volt power supply (Az)	$ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $ $ \begin{array}{c} C^{A1} \\ A2 \\ AP \\ A3 \end{array} $	E1C & E2C +15 volt power supply (El)
S1B & S2B A1B & A2B +5 volt power supply (Az)	$ \begin{array}{c} B1 \\ B2 \\ BP \\ B3 \end{array} $ $ \begin{array}{c} B1 \\ C \\ B2 \\ B2 \\ B2 \\ B2 \\ B3 \end{array} $	E1B & E2B +5 volt power supply (El)
S1D & S2D A1D & A2D -15 volt power supply (Az)	$ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $ $ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $	E1D & E2D -15 volt power supply (El)
S2L A2L Az rate meter & output	$ \begin{array}{c} D1 \\ D2 \\ DP \\ D3 \end{array} $ $ \begin{array}{c} CD1 \\ D2 \\ DP \\ D3 \end{array} $	E2L El rate meter & output

Selector Switch Wiring Table for REF & PVS Twinax

Wafer <u>Number</u>	_78_	
S1Z A1Z Az REF input rear panel	$ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $ $ \begin{array}{c} A1 \\ A2 \\ A2 \\ AP \\ A3 \end{array} $ $ \begin{array}{c} A1 \\ A2 \\ AP \\ A3 \end{array} $	E1Z El REF input rear panel
S 1 22 A 1 22 Az REF input rear panel	$ \begin{array}{c} B1 \\ B2 \\ BP \\ B3 \end{array} $ $ \begin{array}{c} B1 \\ C \\ B2 \\ B2 \\ B2 \\ B2 \\ B3 \end{array} $	S 122 El REF input rear panel
S 1 X A 1 X Az PVS input rear panel	$ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $ $ \begin{array}{c} C1 \\ C2 \\ CP \\ C3 \end{array} $	E 1 X El PVS input rear panel
S 1 20 A 1 20 Az PVS input rear panel	$ \begin{array}{c} D1 \\ D2 \\ DP \\ D3 \end{array} $ $ \begin{array}{c} D1 \\ D2 \\ D2 \\ D2 \\ DP \\ D3 \end{array} $	E 1 20 El PVS input rear panel

Selector Switch Wiring Table for Spare Indicator Lamp

Wafer	
Number	_9
Ground	A1
NC	A 2
Spare Indicator Lamp	AP
through 100 ohm resistor	
Ground	A3

WAFERS COUNTED FROM KNOB END

Test Points Wire List

From	<u>To</u>		Function
TP-1	2A		Ground
TB-2	7/8 AP	through 1 K Ω	REF
TP-3	7/8 BP	through 1 K Ω	REF
TP-4	7/8 CP	through 1 K Ω	PVS
TP-5	7/8 DP	through 1 K Ω	PVS
TP-6	1/2 DP		Channel Switch
TP-7	A/E-2-U17		Position Channel A
TP-8	A/E-2-S15		Position Channel B
TP-9	5/6 DP		Rate

