

NATIONAL RADIO ASTRONOMY OBSERVATORY  
Green Bank, West Virginia

Electronics Division Internal Report No. 102

INTERFEROMETER EXPANSION:

- (1) AUTOCORRELATION INTERFACE,
- (2) 16-OUTPUT WORD BUFFERS, AND
- (3) FREQUENCY SYNTHESIZER DRIVER UNIT

Dwayne Schiebel

JULY 1971

NUMBER OF COPIES: 150

INTERFEROMETER EXPANSION: (1) AUTOCORRELATOR  
INTERFACE, (2) 16-OUTPUT WORD BUFFERS, AND  
(3) FREQUENCY SYNTHESIZER DRIVER UNIT

Dwayne Schiebel

I. Introduction

This report describes the following three systems:

1. Autocorrelator Interface

This interface was designed using 3-C cards and utilizing as much of the present input system as possible. This is located in row H of the option bay.

2. 16-Output Word Buffer

This system was built using integrated circuits. It provides 16 output word buffers and two D/A converters to drive a memory scope. This is contained in a card file in the bottom of the memory expansion rack.

3. Frequency Synthesizer Driver

This system was built using IC's and discrete components. It is located in the equipment room.

II. Autocorrelator Interface

This interface is similar to the interface that was installed in the 300-foot and 140-foot computers.

The address that was selected for the A/C input is '0065. To input from the autocorrelator an INA 1065 would be executed. By outputting an OCP 0065 a sync pulse would be generated for the Model III correlator. The correlator will interrupt the computer on Interrupt Line 8; this is interrupt location  $37_8$  in the computer.

A/C Address Decode and OCP (Figure 1)

This interface was tied into the existing interface wherever it was possible. The address is decoded in slot 14, then power amplified in slot 15, and called 0065 + A/R. The OCP pulse is gated with 0065 + B to trigger a one shot for the A/C sync pulse.

### DRL and PIL (Figure 2)

Whenever the A/C is ready to dump data into the computer, it sends an interrupt to the interface (PIL A/C). This will set flip flop B in slot 17 which will bring PIL 08 to ground. This will interrupt the computer and be reset by the priority interrupt system (ACK 08-). The A/C will generate a DRL A/C every time it has a data word on the line. This will set flip flop A in slot 17 and gated with 0065 + A generate a ready indication called DSE 0065-. This signal will generate a DRL- to the computer via the old input interface. When the computer inputs the data an RRL will be sent from the computer signifying that it has taken the data. This signal will reset flip flop A and generate  $\overline{\text{RRL A/C}}$  to signal the A/C that the data has been taken.

### Input Bus (Figure 3)

The data coming from the A/C is such that ground = "1" and -6 V = 0. This is inverted and then gated with 0065 + A=B to generate IBxxx- which is ORed with the old input system to put data on the input bus of the computer.

All signals going to and from the old input system can be found on the 116 computer drawing "Voltage Input Lines", L. B. D. 01-09.

## III. Output Word Buffer

### Program Information

Listed below are the new OTA's and their function:

OTA 0063	$F_1$ 16 Bit Absolute Value
OTA 0163	$F_2$ 16 Bit Absolute Value
OTA 0263	$F_3$ 16 Bit Absolute Value
OTA 0363	Bit 1 = Sign $F_1$ Bit 2 - 11 = $\phi_1$
OTA 0463	Bit 1 = Sign $F_2$ Bit 2 - 11 = $\phi_2$
OTA 0563	Bit 1 = Sign $F_3$ Bit 2 - 11 = $\phi_3$
OTA 0663	Frequency Synthesizer Bits 9 - 16 = 100 MHz and 10 MHz in BCD
OTA 0763	Frequency Synthesizer 1 MHz, 100 kHz, 10 kHz, 1 kHz in BCD

OTA 1063	Frequency Synthesizer 100 Hz, 10 Hz, 1 Hz, .1 Hz in BCD
OTA 1163	Horiz. D/A, Bits 1-10 $\pm$ 10 V Bit 15 = Blanking = 0 Bit 16 = Erase = 1
OTA 1263	Vert. D/A, Bits 1-10 $\pm$ 10 V
OTA 1363	Spare
OTA 1463	Spare
OTA 1563	Spare
OTA 1663	Spare
OTA 1763	Spare

#### Output Buffer Address Decode (Figure 5)

This card level converts the address bus to TTL levels through the use of DM 8820's and decodes the address. Chip 9 on this card decodes the "63" part of the address and after a double inversion this signal (ADxx63-) is level converted back to 3C levels on chip 17. The level converted signal is DRL; this signal being at ground signals the computer that it is ready to take data.

Chips 11 and 12 are binary to octal decoder which decodes bits 7 thru 10 of the address into 16 addresses, AD0063+ thru AD1763+. These signals go to +5 when they are selected.

Master clear and OTP are also level converted and amplified on this card for use by the buffer cards.

#### Output Bus Level Conversion (Figure 6)

This card level converts the output bus in the same manner as the address bus and is then amplified through the use of 8H90's. This level conversion is such that for a "1" out of the computer (0 volt) the output of the card (OTBxx+A) is at a "1" (+5 volts).

#### Output Buffer (Figure 7)

This card contains two 16 bit buffers. The buffers consist of four 8281's for each computer word. At this time it must be cautioned that 8281 DC must be used. This is a later version of the 8281. The earlier version had a strobing problem that I will not go into in this report. The buffers are loaded using the parallel inputs and a

strobe. This strobe is generated by gating the decoded address  $AD_{xxx} + A/B$  and the OTP pulse. The output of the buffers go through exclusive OR gates. The advantage of exclusive OR gates gives an option of inverting or not inverting the output of the buffers. If an inversion is desired, the other input to the gate should be tied to +5. This selection of inversion or no inversion is made on chips 6, 7 and 8. These programmed plugs must stay with a buffer slot. To replace a buffer card the programmed plugs would have to be removed and reinstalled on the new buffer card. See Table I for a wiring list of the programmed plugs. All buffers are reset when Master Clear is pressed, except the buffer card in slot 8. This is to keep the frequency synthesizer from going to zero when Master Clear is pressed.

#### D/A Converter (Figure 8)

This card contains two D/A converters to drive the horizontal and vertical axis of the CRT. It also contains two DIP relays to drive the erase and blanking on the CRT. Each relay must make a contact closure to erase or blank.

#### Termination Card (Figure 9)

This card is used to clamp each line going to the frequency synthesizer driving unit to +5 and ground. This was done to protect the buffer card from any induced spikes caused by driving 100 feet of cable.

#### IV. Frequency Synthesizer Driving Unit (Figure 10)

This unit converts 10 groups of 4 BCD lines to 100 lines to drive the frequency synthesizer. Each card consists of a binary to decimal decoder (8251) and 10 drivers. The drivers are selected to a 0 V out of the decoder. This turns on  $Q_1$  which turns on  $Q_2$  and selects the digit. The frequency synthesizer driver unit is located below the frequency synthesizer in the equipment room. Tables III and IV are connector lists for this unit.

TABLE I

Tie the following pins together to program the output of the buffers. Pin 14 is +V and pin 7 is Grd.

Buffer for Slot 5			Buffer for Slot 6		
<u>Chip 6</u>	<u>Chip 7</u>	<u>Chip 8</u>	<u>Chip 6</u>	<u>Chip 7</u>	<u>Chip 8</u>
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7
2   14	2   7	2   7	2   7	2   7	2   14
3   14	3   7	3   7	3   7	3   7	3   14
4   14	4   7	4   7	4   7	4   14	4   14
5   14	8   7	5   7	5   7	8   7	5   14
6   14	9   7	6   7	6   7	9   7	6   14
8   14	10   7	8   7	8   7	10   7	8   14
9   14	11 to 7	9   7	9   7	11 to 7	9   14
10   14		10   7	10   7		10   14
11   14		11   7	11   7		11   14
12   7		12   7	12   7		12   7
13 to 7		13 to 7	13 to 7		13 to 7

Buffers for Slots 8, 9, 10 and 11

<u>Chip 6</u>	<u>Chip 7</u>	<u>Chip 8</u>
1 to 7	1 to 7	1 to 7
2   7	2   7	2   7
3   7	3   7	3   7
4   7	4   7	4   7
5   7	8   7	5   7
6   7	9   7	6   7
8   7	10   7	8   7
9   7	11 to 7	9   7
10   7		10   7
11   7		11   7
12   7		12   7
13 to 7		13 to 7

TABLE II  
Output Buffer Connector List

<u>J1</u>	<u>From</u>	<u>Name</u>	<u>J2</u>	<u>From</u>	<u>Name</u>
A	11-6	F <sub>1</sub> MSB	A	11-28	F <sub>2</sub> MSB
B	11-7		B	11-29	
C	11-8		C	11-30	
D	11-9		D	11-31	
E	11-41		E	11-55	
F	11-42		F	11-56	
H	11-43		H	11-57	
J	11-44		J	11-58	
K	11-45		K	11-59	
L	11-46		L	11-60	
M	11-47		M	11-61	
N	11-48		N	11-62	
P	11-49		P	11-63	
R	11-50		R	11-64	
S	11-51		S	11-65	
T	11-52	F <sub>1</sub> LSB	T	11-66	F <sub>2</sub> LSB
V		-6 V	V		-6 V
AA	10-28	F <sub>1</sub> Sign	AA	9-6	F <sub>2</sub> Sign
BB	10-29	φ <sub>1</sub> MSB	BB	9-7	φ <sub>2</sub> MSB
CC	10-30		CC	9-8	
DD	10-31		DD	9-9	
EE	10-55		EE	9-41	
FF	10-56		FF	9-42	
HH	10-57		HH	9-43	
JJ	10-58		JJ	9-44	
KK	10-59		KK	9-45	
LL	10-60		LL	9-46	
MM	10-61	φ <sub>1</sub> LSB	MM	9-47	φ <sub>2</sub> LSB

Continued --

TABLE II (continued):


J3	From	Name	J4	From	Name
A	10-6	F <sub>3</sub> MSB	A	8-45	800 MHz
B	10-7		B	8-46	400 MHz
C	10-8		C	8-47	200 MHz
D	10-9		D	8-48	100 MHz
E	10-41		E	8-49	80 MHz
F	10-42		F	8-50	40 MHz
H	10-43		H	8-51	20 MHz
J	10-44		J	8-52	10 MHz
K	10-45		R	8-28	8 MHz
L	10-46		S	8-29	4 MHz
M	10-47		T	8-30	2 MHz
N	10-48		U	8-31	1 MHz
P	10-49		W	8-55	800 kHz
R	10-50		X	8-56	400 kHz
S	10-51	Y	8-57	200 kHz	
T	10-52	F <sub>3</sub> LSB	Z	8-58	100 kHz
V		-6 V	a	8-59	80 kHz
AA	9-28	F <sub>3</sub> Sign	b	8-60	40 kHz
BB	9-29	φ <sub>3</sub> MSB	c	8-61	20 kHz
CC	9-30	φ <sub>3</sub> LSB	d	8-62	10 kHz
DD	9-31		e	8-63	8 kHz
EE	9-55		f	8-64	4 kHz
FF	9-56		h	8-65	2 kHz
HH	9-57		j	8-66	1 kHz
JJ	9-58		p	6-6	800 Hz
KK	9-59		r	6-7	400 Hz
LL	9-60		s	6-8	200 Hz
MM	9-61		t	6-9	100 Hz
			u	6-41	80 Hz
			v	6-42	40 Hz
			w	6-43	20 Hz
			x	6-44	10 Hz
			y	6-45	8 Hz
		z	6-46	4 Hz	
		AA	6-47	2 Hz	
		BB	6-48	1 Hz	
		CC	6-49	.8 Hz	
		DD	6-50	.4 Hz	
		EE	6-51	.2 Hz	
		FF	6-52	.1 Hz	
		KK		Ground	
		LL		Ground	
		MM		Ground	
		NN		Ground	
-----					
J8	(Power)				
1	+5				
2	+5				
3	Ground				
-----					
J9					
3	Blanking Com.				
4	Blanking N.O.				
6	Erase Com.				
7	Erase N.O.				



TABLE III  
Frequency Synthesizer Driver Unit Connector List

<u>J1</u>	<u>To</u>	<u>Name</u>	<u>J1</u>	<u>To</u>	<u>Name</u>
A	16-9	800 MHz	p	10-9	800 Hz
B	16-10	400 MHz	r	10-10	400 Hz
C	16-13	200 MHz	s	10-13	200 Hz
D	16-12	100 MHz	t	10-12	100 Hz
E	15-9	80 MHz	u	9-9	80 Hz
F	15-10	40 MHz	v	9-10	40 Hz
H	15-13	20 MHz	w	9-13	20 Hz
J	15-12	10 MHz	x	9-12	10 Hz
R	14-9	8 MHz	y	8-9	8 Hz
S	14-10	4 MHz	z	8-10	4 Hz
T	14-13	2 MHz	AA	8-13	2 Hz
U	14-12	1 MHz	BB	8-12	1 Hz
W	13-9	800 kHz	CC	7-9	.8 Hz
X	13-10	400 kHz	DD	7-10	.4 Hz
Y	13-13	200 kHz	EE	7-13	.2 Hz
Z	13-12	100 kHz	FF	7-12	.1 Hz
a	12-9	80 kHz	KK		Ground
b	12-10	40 kHz	LL		Ground
c	12-13	20 kHz	MM		Ground
d	12-12	10 kHz	NN		Ground
e	11-9	8 kHz			
f	11-10	4 kHz			
h	11-13	2 kHz			
j	11-12	1 kHz			






ROW	H	13	14	15	16	17	18	19	20	21	22	23	24	25
	D	D	P	D	F	D	S	S	S	S	C			S
	M	A	A	I	A	J	I	I	I	I	O			S
	3	3	3	3	3	3	6	7	6	7	7			E
	0	0	0	0	0	0	9	9	9	9	9			C
														A
														L

**ADDRESS DECODE AND OCP**


**FIG. 1**



ALL EXTERNAL DIODES IN914


**DRL & PIL**

**FIG. 2**




INPUT BUS  
FIG. 3

INTERFEROMETER CABLE FOR THE A/C




56 PIN ELCO  
WITH  
PROTECTED PINS

FIG. 4



ADDRESS DECODE FOR OUTPUT BUFFER  
FIG. 5



OUTPUT BUS  
LEVEL CONVERSION

- 6V  
4 8 5

-3

36, 37, 38,  
68, 69, 70

+5

1, 2, 3,  
33, 34, 35

8H90

DM 8820N


8H90

DM 8820N

OUTPUT BUS LEVEL CONVERSION

FIG. 6










NOTE: GRD, T1 - T32 FOR NO INVERSION  
 +5 ON T1 - 32 INVERTS  
 RESISTORS ON CHIP 3

OUTPUT BUFFER  
 FIG. 7

+5 36, 39, 39  
 68, 69, 70  
 GRD 1, 2, 3  
 33, 34, 35




D/A CARD  
FIG. 8



ALL DIODES IN914



TERMINATION CARD  
FIG. 9



FREQUENCY SYNTH. DRIVER  
 FIG. 10





FIG. II

ADDRESS DECODE OUTPUT BUSS

F.S. = FREQUENCY SYNTHESIZER.  
MSD = MOST SIGNIFICANT DIGIT.  
LSD = LEAST " " "

THRU



BUFFER D/A TERMINATION

FIG. 12